6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 20:29:48 +00:00
Code Issues Projects Releases Wiki Activity

Swap multiclass operand order for consistency with other patterns.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118965 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-11-13 01:28:30 +00:00
parent 0f6e33b0c8
commit df7e0f8d5d
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/ARM/ARMInstrInfo.td
View File

@ -1546,7 +1546,7 @@ def LDRD : AI3ldd<(outs GPR:$dst1, GPR:$dst2), (ins addrmode3:$addr), LdMiscFrm,
[]>, Requires<[IsARM, HasV5TE]>; []>, Requires<[IsARM, HasV5TE]>;
// Indexed loads // Indexed loads
multiclass AI2_ldridx<bit isByte, InstrItinClass itin, string opc> { multiclass AI2_ldridx<bit isByte, string opc, InstrItinClass itin> {
def _PRE : AI2ldstidx<1, isByte, 1, (outs GPR:$Rt, GPR:$Rn_wb), def _PRE : AI2ldstidx<1, isByte, 1, (outs GPR:$Rt, GPR:$Rn_wb),
(ins addrmode2:$addr), IndexModePre, LdFrm, itin, (ins addrmode2:$addr), IndexModePre, LdFrm, itin,
opc, "\t$Rt, $addr!", "$addr.base = $Rn_wb", []> { opc, "\t$Rt, $addr!", "$addr.base = $Rn_wb", []> {
@ -1558,8 +1558,8 @@ multiclass AI2_ldridx<bit isByte, InstrItinClass itin, string opc> {
opc, "\t$Rt, [$Rn], $offset", "$Rn = $Rn_wb", []>; opc, "\t$Rt, [$Rn], $offset", "$Rn = $Rn_wb", []>;
} }
defm LDR : AI2_ldridx<0, IIC_iLoad_ru, "ldr">; defm LDR : AI2_ldridx<0, "ldr", IIC_iLoad_ru>;
defm LDRB : AI2_ldridx<1, IIC_iLoad_bh_ru, "ldrb">; defm LDRB : AI2_ldridx<1, "ldrb", IIC_iLoad_bh_ru>;
def LDRH_PRE : AI3ldhpr<(outs GPR:$Rt, GPR:$Rn_wb), def LDRH_PRE : AI3ldhpr<(outs GPR:$Rt, GPR:$Rn_wb),
(ins addrmode3:$addr), LdMiscFrm, IIC_iLoad_bh_ru, (ins addrmode3:$addr), LdMiscFrm, IIC_iLoad_bh_ru,