6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-26 23:32:58 +00:00
Code Issues Projects Releases Wiki Activity

fix PR7311 by avoiding breaking casts when a bitcast from scalar->vector

Browse Source 
is involved.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108117 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-07-12 01:19:22 +00:00
parent 5a30a8574c
commit dfd3626b47
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/VMCore/Instructions.cpp
View File

@ -2007,6 +2007,14 @@ unsigned CastInst::isEliminableCastPair(
{ 5, 5, 5, 6, 6, 5, 5, 6, 6,11, 5, 1 }, // BitCast -+ { 5, 5, 5, 6, 6, 5, 5, 6, 6,11, 5, 1 }, // BitCast -+
}; };
// If either of the casts are a bitcast from scalar to vector, disallow the
// merging.
if ((firstOp == Instruction::BitCast &&
isa<VectorType>(SrcTy) != isa<VectorType>(MidTy)) ||
(secondOp == Instruction::BitCast &&
isa<VectorType>(MidTy) != isa<VectorType>(DstTy)))
return 0; // Disallowed
int ElimCase = CastResults[firstOp-Instruction::CastOpsBegin] int ElimCase = CastResults[firstOp-Instruction::CastOpsBegin]
[secondOp-Instruction::CastOpsBegin]; [secondOp-Instruction::CastOpsBegin];
switch (ElimCase) { switch (ElimCase) {

11
test/Transforms/InstCombine/cast.ll
View File

@ -638,3 +638,14 @@ define <4 x i32> @test62(<3 x float> %call4) nounwind {
; CHECK-NEXT: ret ; CHECK-NEXT: ret
} }
; PR7311 - Don't create invalid IR on scalar->vector cast.
define <2 x float> @test63(i64 %tmp8) nounwind {
entry:
%a = bitcast i64 %tmp8 to <2 x i32>
%vcvt.i = uitofp <2 x i32> %a to <2 x float>
ret <2 x float> %vcvt.i
; CHECK: @test63
; CHECK: bitcast
; CHECK: uitofp
}