6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-07 12:28:24 +00:00
Code Issues Projects Releases Wiki Activity

Make helper functions/classes/globals static. NFC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@228410 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Benjamin Kramer
2015-02-06 17:51:54 +00:00
parent 2f2dec87fb
commit e003f1ac8c
8 changed files with 27 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Support/CommandLine.cpp
View File

@@ -83,6 +83,8 @@ void StringSaver::anchor() {}
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
namespace {
class CommandLineParser { class CommandLineParser {
public: public:
// Globals for name and overview of program. Program name is not a string to // Globals for name and overview of program. Program name is not a string to
@@ -190,6 +192,8 @@ public:
void printOptionValues(); void printOptionValues();
}; };
} // namespace
static ManagedStatic<CommandLineParser> GlobalParser; static ManagedStatic<CommandLineParser> GlobalParser;
void cl::AddLiteralOption(Option &O, const char *Name) { void cl::AddLiteralOption(Option &O, const char *Name) {

6
lib/Target/Mips/MipsFastISel.cpp
View File

@@ -186,9 +186,9 @@ static bool CC_MipsO32_FP32(unsigned ValNo, MVT ValVT, MVT LocVT,
llvm_unreachable("should not be called"); llvm_unreachable("should not be called");
} }
bool CC_MipsO32_FP64(unsigned ValNo, MVT ValVT, MVT LocVT, static bool CC_MipsO32_FP64(unsigned ValNo, MVT ValVT, MVT LocVT,
CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCValAssign::LocInfo LocInfo,
CCState &State) { ISD::ArgFlagsTy ArgFlags, CCState &State) {
llvm_unreachable("should not be called"); llvm_unreachable("should not be called");
} }

12
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
View File

@@ -42,11 +42,15 @@ using namespace llvm;
cl::opt<bool> ANDIGlueBug("expose-ppc-andi-glue-bug", cl::opt<bool> ANDIGlueBug("expose-ppc-andi-glue-bug",
cl::desc("expose the ANDI glue bug on PPC"), cl::Hidden); cl::desc("expose the ANDI glue bug on PPC"), cl::Hidden);
cl::opt<bool> UseBitPermRewriter("ppc-use-bit-perm-rewriter", cl::init(true), static cl::opt<bool>
cl::desc("use aggressive ppc isel for bit permutations"), cl::Hidden); UseBitPermRewriter("ppc-use-bit-perm-rewriter", cl::init(true),
cl::opt<bool> BPermRewriterNoMasking("ppc-bit-perm-rewriter-stress-rotates", cl::desc("use aggressive ppc isel for bit permutations"),
cl::Hidden);
static cl::opt<bool> BPermRewriterNoMasking(
"ppc-bit-perm-rewriter-stress-rotates",
cl::desc("stress rotate selection in aggressive ppc isel for " cl::desc("stress rotate selection in aggressive ppc isel for "
"bit permutations"), cl::Hidden); "bit permutations"),
cl::Hidden);
namespace llvm { namespace llvm {
void initializePPCDAGToDAGISelPass(PassRegistry&); void initializePPCDAGToDAGISelPass(PassRegistry&);

2
lib/Target/PowerPC/PPCLoopPreIncPrep.cpp
View File

@@ -88,7 +88,7 @@ namespace {
} }
char PPCLoopPreIncPrep::ID = 0; char PPCLoopPreIncPrep::ID = 0;
const char *name = "Prepare loop for pre-inc. addressing modes"; static const char *name = "Prepare loop for pre-inc. addressing modes";
INITIALIZE_PASS_BEGIN(PPCLoopPreIncPrep, DEBUG_TYPE, name, false, false) INITIALIZE_PASS_BEGIN(PPCLoopPreIncPrep, DEBUG_TYPE, name, false, false)
INITIALIZE_PASS_DEPENDENCY(LoopInfoWrapperPass) INITIALIZE_PASS_DEPENDENCY(LoopInfoWrapperPass)
INITIALIZE_PASS_DEPENDENCY(ScalarEvolution) INITIALIZE_PASS_DEPENDENCY(ScalarEvolution)

2
lib/Target/R600/AMDGPUInstrInfo.cpp
View File

@@ -350,7 +350,7 @@ enum SISubtarget {
VI = 1 VI = 1
}; };
enum SISubtarget AMDGPUSubtargetToSISubtarget(unsigned Gen) { static enum SISubtarget AMDGPUSubtargetToSISubtarget(unsigned Gen) {
switch (Gen) { switch (Gen) {
default: default:
return SI; return SI;

3
lib/Target/X86/X86CallFrameOptimization.cpp
View File

@@ -37,7 +37,8 @@ using namespace llvm;
#define DEBUG_TYPE "x86-cf-opt" #define DEBUG_TYPE "x86-cf-opt"
cl::opt<bool> NoX86CFOpt("no-x86-call-frame-opt", static cl::opt<bool>
NoX86CFOpt("no-x86-call-frame-opt",
cl::desc("Avoid optimizing x86 call frames for size"), cl::desc("Avoid optimizing x86 call frames for size"),
cl::init(false), cl::Hidden); cl::init(false), cl::Hidden);

4
lib/Transforms/Scalar/InductiveRangeCheckElimination.cpp
View File

@@ -76,10 +76,10 @@
using namespace llvm; using namespace llvm;
cl::opt<unsigned> LoopSizeCutoff("irce-loop-size-cutoff", cl::Hidden, static cl::opt<unsigned> LoopSizeCutoff("irce-loop-size-cutoff", cl::Hidden,
cl::init(64)); cl::init(64));
cl::opt<bool> PrintChangedLoops("irce-print-changed-loops", cl::Hidden, static cl::opt<bool> PrintChangedLoops("irce-print-changed-loops", cl::Hidden,
cl::init(false)); cl::init(false));
#define DEBUG_TYPE "irce" #define DEBUG_TYPE "irce"

2
lib/Transforms/Scalar/PlaceSafepoints.cpp
View File

@@ -104,7 +104,7 @@ static cl::opt<bool> SkipCounted("spp-counted", cl::init(true));
static cl::opt<bool> SplitBackedge("spp-split-backedge", cl::init(false)); static cl::opt<bool> SplitBackedge("spp-split-backedge", cl::init(false));
// Print tracing output // Print tracing output
cl::opt<bool> TraceLSP("spp-trace", cl::init(false)); static cl::opt<bool> TraceLSP("spp-trace", cl::init(false));
namespace { namespace {