6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Remove some dead patterns.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127601 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2011-03-14 18:34:35 +00:00
parent 34661e72fc
commit e2189144d4
4 changed files with 0 additions and 56 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/ARM/ARMInstrFormats.td
View File

@@ -206,21 +206,11 @@ def setend_op : Operand<i32> {
let PrintMethod = "printSetendOperand";
}
def cps_opt : Operand<i32> {
let PrintMethod = "printCPSOptionOperand";
}
def msr_mask : Operand<i32> {
let PrintMethod = "printMSRMaskOperand";
let ParserMatchClass = MSRMaskOperand;
}
// A8.6.117, A8.6.118. Different instructions are generated for #0 and #-0.
// The neg_zero operand translates -0 to -1, -1 to -2, ..., etc.
def neg_zero : Operand<i32> {
let PrintMethod = "printNegZeroOperand";
}
// Shift Right Immediate - A shift right immediate is encoded differently from
// other shift immediates. The imm6 field is encoded like so:
//