6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-20 09:24:58 +00:00
Code Issues Projects Releases Wiki Activity

add a note

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56391 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2008-09-20 19:17:53 +00:00
parent 8e4018e2de
commit e306b3d0d9
1 changed files with 32 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
lib/Target/X86/README-SSE.txt
View File

@ -17,7 +17,7 @@ other fast SSE modes.
//===---------------------------------------------------------------------===//
Think about doing i64 math in SSE regs.
Think about doing i64 math in SSE regs on x86-32.
//===---------------------------------------------------------------------===//
@ -876,3 +876,34 @@ orpd %xmm1, %xmm0 // 2^52 + x in double precision
subsd %xmm1, %xmm0 // x in double precision
cvtsd2ss %xmm0, %xmm0 // x in single precision
//===---------------------------------------------------------------------===//
rdar://5907648
This function:
float foo(unsigned char x) {
return x;
}
compiles to (x86-32):
define float @foo(i8 zeroext %x) nounwind {
%tmp12 = uitofp i8 %x to float ; <float> [#uses=1]
ret float %tmp12
}
compiles to:
_foo:
subl $4, %esp
movzbl 8(%esp), %eax
cvtsi2ss %eax, %xmm0
movss %xmm0, (%esp)
flds (%esp)
addl $4, %esp
ret
We should be able to use:
cvtsi2ss 8($esp), %xmm0
since we know the stack slot is already zext'd.