6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Replace "../whatever.td" with "whatever.td", so that out-of-tree backends

Browse Source 
can just add lib/Target to TableGen includes.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28318 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Vladimir Prus 2006-05-16 06:39:36 +00:00
parent 6413fb78ab
commit e438c2a466
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Makefile.rules
View File

@ -404,7 +404,8 @@ LTInstall = $(LIBTOOL) $(LibTool.Flags) --mode=install $(INSTALL) \
ProgInstall = $(INSTALL) $(Install.StripFlag) -m 0755
ScriptInstall = $(INSTALL) -m 0755
DataInstall = $(INSTALL) -m 0644
TableGen = $(TBLGEN) -I $(PROJ_SRC_DIR) -I$(PROJ_SRC_ROOT)/include
TableGen = $(TBLGEN) -I $(PROJ_SRC_DIR) -I$(PROJ_SRC_ROOT)/include \
-I $(PROJ_SRC_ROOT)/lib/Target
Archive = $(AR) $(AR.Flags)
LArchive = $(LLVMToolDir)/llvm-ar rcsf
ifdef RANLIB

4
lib/Target/Target.td
View File

@ -118,7 +118,7 @@ class DwarfRegNum<int N> {
//===----------------------------------------------------------------------===//
// Pull in the common support for scheduling
//
include "../TargetSchedule.td"
include "TargetSchedule.td"
class Predicate; // Forward def
@ -327,4 +327,4 @@ class Processor<string n, ProcessorItineraries pi, list<SubtargetFeature> f> {
//===----------------------------------------------------------------------===//
// Pull in the common support for DAG isel generation
//
include "../TargetSelectionDAG.td"
include "TargetSelectionDAG.td"