6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 19:29:31 +00:00
Code Issues Projects Releases Wiki Activity

When SelectLEAAddr() fails, it shouldn't cause the side effect of having the

Browse Source 
base or index operands being selected.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24674 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2005-12-12 21:49:40 +00:00
parent cbd6ed4d6b
commit e5280536a3
1 changed files with 50 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

69
lib/Target/X86/X86ISelDAGToDAG.cpp
View File

@ -101,6 +101,17 @@ namespace {
bool SelectLEAAddr(SDOperand N, SDOperand &Base, SDOperand &Scale,
SDOperand &Index, SDOperand &Disp);
inline void getAddressOperands(X86ISelAddressMode &AM, SDOperand &Base,
SDOperand &Scale, SDOperand &Index,
SDOperand &Disp) {
Base = (AM.BaseType == X86ISelAddressMode::FrameIndexBase) ?
CurDAG->getTargetFrameIndex(AM.Base.FrameIndex, MVT::i32) : AM.Base.Reg;
Scale = getI8Imm (AM.Scale);
Index = AM.IndexReg;
Disp = AM.GV ? CurDAG->getTargetGlobalAddress(AM.GV, MVT::i32, AM.Disp)
: getI32Imm(AM.Disp);
}
/// getI8Imm - Return a target constant with the specified value, of type
/// i8.
inline SDOperand getI8Imm(unsigned Imm) {
@ -285,12 +296,7 @@ bool X86DAGToDAGISel::SelectAddr(SDOperand N, SDOperand &Base, SDOperand &Scale,
else
AM.IndexReg = CurDAG->getRegister(0, MVT::i32);
Base = (AM.BaseType == X86ISelAddressMode::FrameIndexBase) ?
CurDAG->getTargetFrameIndex(AM.Base.FrameIndex, MVT::i32) : AM.Base.Reg;
Scale = getI8Imm (AM.Scale);
Index = AM.IndexReg;
Disp = AM.GV ? CurDAG->getTargetGlobalAddress(AM.GV, MVT::i32, AM.Disp)
: getI32Imm(AM.Disp);
getAddressOperands(AM, Base, Scale, Index, Disp);
return true;
}
return false;
@ -308,24 +314,49 @@ static bool isRegister0(SDOperand Op)
/// For X86, it always is unless it's just a (Reg + const).
bool X86DAGToDAGISel::SelectLEAAddr(SDOperand N, SDOperand &Base, SDOperand &Scale,
SDOperand &Index, SDOperand &Disp) {
if (SelectAddr(N, Base, Scale, Index, Disp)) {
if (!isRegister0(Base)) {
unsigned Complexity = 0;
if ((unsigned)cast<ConstantSDNode>(Scale)->getValue() > 1)
Complexity++;
if (!isRegister0(Index))
Complexity++;
if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Disp)) {
if (!CN->isNullValue()) Complexity++;
X86ISelAddressMode AM;
if (!MatchAddress(N, AM)) {
bool SelectBase = false;
bool SelectIndex = false;
bool Check = false;
if (AM.BaseType == X86ISelAddressMode::RegBase) {
if (AM.Base.Reg.Val) {
Check = true;
SelectBase = true;
} else {
Complexity++;
AM.Base.Reg = CurDAG->getRegister(0, MVT::i32);
}
return (Complexity > 1);
}
if (AM.IndexReg.Val) {
SelectIndex = true;
} else {
AM.IndexReg = CurDAG->getRegister(0, MVT::i32);
}
if (Check) {
unsigned Complexity = 0;
if (AM.Scale > 1)
Complexity++;
if (SelectIndex)
Complexity++;
if (AM.GV)
Complexity++;
else if (AM.Disp > 1)
Complexity++;
if (Complexity <= 1)
return false;
}
if (SelectBase)
AM.Base.Reg = Select(AM.Base.Reg);
if (SelectIndex)
AM.IndexReg = Select(AM.IndexReg);
getAddressOperands(AM, Base, Scale, Index, Disp);
return true;
} else {
return false;
}
return false;
}
SDOperand X86DAGToDAGISel::Select(SDOperand Op) {