6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

Fixed misspelling and broke a line that was wrapping.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@6391 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2003-05-29 05:00:14 +00:00
parent 25f36306ff
commit e5841daa79
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
include/llvm/Target/TargetRegInfo.h
View File

@ -178,7 +178,7 @@ public:
// a regId in a register class to a common Id, or vice versa, // a regId in a register class to a common Id, or vice versa,
// we use the folloing two methods. // we use the folloing two methods.
// //
// Thsi method converts from class reg. number to unified register number. // This method converts from class reg. number to unified register number.
int getUnifiedRegNum(unsigned regClassID, int reg) const { int getUnifiedRegNum(unsigned regClassID, int reg) const {
if (reg == getInvalidRegNum()) { return getInvalidRegNum(); } if (reg == getInvalidRegNum()) { return getInvalidRegNum(); }
assert(regClassID < getNumOfRegClasses() && "Invalid register class"); assert(regClassID < getNumOfRegClasses() && "Invalid register class");
@ -195,7 +195,8 @@ public:
int totalRegs = 0, rcid = 0, NC = getNumOfRegClasses(); int totalRegs = 0, rcid = 0, NC = getNumOfRegClasses();
while (rcid < NC && while (rcid < NC &&
uRegNum >= totalRegs + (int) MachineRegClassArr[rcid]->getNumOfAllRegs()) { uRegNum>= totalRegs+(int)MachineRegClassArr[rcid]->getNumOfAllRegs())
{
totalRegs += MachineRegClassArr[rcid]->getNumOfAllRegs(); totalRegs += MachineRegClassArr[rcid]->getNumOfAllRegs();
rcid++; rcid++;
} }