6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-14 15:28:20 +00:00
Code Issues Projects Releases Wiki Activity

Merge SSE and AVX shuffle instructions in the comment printer.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@173777 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper
2013-01-29 07:54:31 +00:00
parent 4c6a2ba4e0
commit e6482fabd2
2 changed files with 239 additions and 98 deletions
Download Patch File Download Diff File Expand all files Collapse all files

112
lib/Target/X86/InstPrinter/X86InstComments.cpp
View File

@@ -34,10 +34,6 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
switch (MI->getOpcode()) { switch (MI->getOpcode()) {
case X86::INSERTPSrr: case X86::INSERTPSrr:
Src1Name = getRegName(MI->getOperand(0).getReg());
Src2Name = getRegName(MI->getOperand(2).getReg());
DecodeINSERTPSMask(MI->getOperand(3).getImm(), ShuffleMask);
break;
case X86::VINSERTPSrr: case X86::VINSERTPSrr:
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -46,10 +42,6 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::MOVLHPSrr: case X86::MOVLHPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeMOVLHPSMask(2, ShuffleMask);
break;
case X86::VMOVLHPSrr: case X86::VMOVLHPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -58,10 +50,6 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::MOVHLPSrr: case X86::MOVHLPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeMOVHLPSMask(2, ShuffleMask);
break;
case X86::VMOVHLPSrr: case X86::VMOVHLPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -154,15 +142,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::PUNPCKHBWrr: case X86::PUNPCKHBWrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKHBWrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKHMask(MVT::v16i8, ShuffleMask);
break;
case X86::VPUNPCKHBWrr: case X86::VPUNPCKHBWrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKHBWrm:
case X86::VPUNPCKHBWrm: case X86::VPUNPCKHBWrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -177,15 +160,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKHMask(MVT::v32i8, ShuffleMask); DecodeUNPCKHMask(MVT::v32i8, ShuffleMask);
break; break;
case X86::PUNPCKHWDrr: case X86::PUNPCKHWDrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKHWDrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKHMask(MVT::v8i16, ShuffleMask);
break;
case X86::VPUNPCKHWDrr: case X86::VPUNPCKHWDrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKHWDrm:
case X86::VPUNPCKHWDrm: case X86::VPUNPCKHWDrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -200,15 +178,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKHMask(MVT::v16i16, ShuffleMask); DecodeUNPCKHMask(MVT::v16i16, ShuffleMask);
break; break;
case X86::PUNPCKHDQrr: case X86::PUNPCKHDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKHDQrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKHMask(MVT::v4i32, ShuffleMask);
break;
case X86::VPUNPCKHDQrr: case X86::VPUNPCKHDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKHDQrm:
case X86::VPUNPCKHDQrm: case X86::VPUNPCKHDQrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -223,15 +196,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKHMask(MVT::v8i32, ShuffleMask); DecodeUNPCKHMask(MVT::v8i32, ShuffleMask);
break; break;
case X86::PUNPCKHQDQrr: case X86::PUNPCKHQDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKHQDQrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKHMask(MVT::v2i64, ShuffleMask);
break;
case X86::VPUNPCKHQDQrr: case X86::VPUNPCKHQDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKHQDQrm:
case X86::VPUNPCKHQDQrm: case X86::VPUNPCKHQDQrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -247,15 +215,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::PUNPCKLBWrr: case X86::PUNPCKLBWrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKLBWrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKLMask(MVT::v16i8, ShuffleMask);
break;
case X86::VPUNPCKLBWrr: case X86::VPUNPCKLBWrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKLBWrm:
case X86::VPUNPCKLBWrm: case X86::VPUNPCKLBWrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -270,15 +233,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKLMask(MVT::v32i8, ShuffleMask); DecodeUNPCKLMask(MVT::v32i8, ShuffleMask);
break; break;
case X86::PUNPCKLWDrr: case X86::PUNPCKLWDrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKLWDrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKLMask(MVT::v8i16, ShuffleMask);
break;
case X86::VPUNPCKLWDrr: case X86::VPUNPCKLWDrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKLWDrm:
case X86::VPUNPCKLWDrm: case X86::VPUNPCKLWDrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -293,15 +251,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKLMask(MVT::v16i16, ShuffleMask); DecodeUNPCKLMask(MVT::v16i16, ShuffleMask);
break; break;
case X86::PUNPCKLDQrr: case X86::PUNPCKLDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKLDQrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKLMask(MVT::v4i32, ShuffleMask);
break;
case X86::VPUNPCKLDQrr: case X86::VPUNPCKLDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKLDQrm:
case X86::VPUNPCKLDQrm: case X86::VPUNPCKLDQrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -316,15 +269,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DecodeUNPCKLMask(MVT::v8i32, ShuffleMask); DecodeUNPCKLMask(MVT::v8i32, ShuffleMask);
break; break;
case X86::PUNPCKLQDQrr: case X86::PUNPCKLQDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::PUNPCKLQDQrm:
Src1Name = getRegName(MI->getOperand(0).getReg());
DecodeUNPCKLMask(MVT::v2i64, ShuffleMask);
break;
case X86::VPUNPCKLQDQrr: case X86::VPUNPCKLQDQrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::PUNPCKLQDQrm:
case X86::VPUNPCKLQDQrm: case X86::VPUNPCKLQDQrm:
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
@@ -340,16 +288,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::SHUFPDrri: case X86::SHUFPDrri:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::SHUFPDrmi:
DecodeSHUFPMask(MVT::v2f64, MI->getOperand(MI->getNumOperands()-1).getImm(),
ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VSHUFPDrri: case X86::VSHUFPDrri:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::SHUFPDrmi:
case X86::VSHUFPDrmi: case X86::VSHUFPDrmi:
DecodeSHUFPMask(MVT::v2f64, MI->getOperand(MI->getNumOperands()-1).getImm(), DecodeSHUFPMask(MVT::v2f64, MI->getOperand(MI->getNumOperands()-1).getImm(),
ShuffleMask); ShuffleMask);
@@ -367,16 +309,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::SHUFPSrri: case X86::SHUFPSrri:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::SHUFPSrmi:
DecodeSHUFPMask(MVT::v4f32, MI->getOperand(MI->getNumOperands()-1).getImm(),
ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VSHUFPSrri: case X86::VSHUFPSrri:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::SHUFPSrmi:
case X86::VSHUFPSrmi: case X86::VSHUFPSrmi:
DecodeSHUFPMask(MVT::v4f32, MI->getOperand(MI->getNumOperands()-1).getImm(), DecodeSHUFPMask(MVT::v4f32, MI->getOperand(MI->getNumOperands()-1).getImm(),
ShuffleMask); ShuffleMask);
@@ -394,15 +330,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
break; break;
case X86::UNPCKLPDrr: case X86::UNPCKLPDrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::UNPCKLPDrm:
DecodeUNPCKLMask(MVT::v2f64, ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VUNPCKLPDrr: case X86::VUNPCKLPDrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::UNPCKLPDrm:
case X86::VUNPCKLPDrm: case X86::VUNPCKLPDrm:
DecodeUNPCKLMask(MVT::v2f64, ShuffleMask); DecodeUNPCKLMask(MVT::v2f64, ShuffleMask);
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -417,15 +348,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
break; break;
case X86::UNPCKLPSrr: case X86::UNPCKLPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::UNPCKLPSrm:
DecodeUNPCKLMask(MVT::v4f32, ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VUNPCKLPSrr: case X86::VUNPCKLPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::UNPCKLPSrm:
case X86::VUNPCKLPSrm: case X86::VUNPCKLPSrm:
DecodeUNPCKLMask(MVT::v4f32, ShuffleMask); DecodeUNPCKLMask(MVT::v4f32, ShuffleMask);
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -440,15 +366,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
break; break;
case X86::UNPCKHPDrr: case X86::UNPCKHPDrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::UNPCKHPDrm:
DecodeUNPCKHMask(MVT::v2f64, ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VUNPCKHPDrr: case X86::VUNPCKHPDrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::UNPCKHPDrm:
case X86::VUNPCKHPDrm: case X86::VUNPCKHPDrm:
DecodeUNPCKHMask(MVT::v2f64, ShuffleMask); DecodeUNPCKHMask(MVT::v2f64, ShuffleMask);
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());
@@ -463,15 +384,10 @@ void llvm::EmitAnyX86InstComments(const MCInst *MI, raw_ostream &OS,
DestName = getRegName(MI->getOperand(0).getReg()); DestName = getRegName(MI->getOperand(0).getReg());
break; break;
case X86::UNPCKHPSrr: case X86::UNPCKHPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH.
case X86::UNPCKHPSrm:
DecodeUNPCKHMask(MVT::v4f32, ShuffleMask);
Src1Name = getRegName(MI->getOperand(0).getReg());
break;
case X86::VUNPCKHPSrr: case X86::VUNPCKHPSrr:
Src2Name = getRegName(MI->getOperand(2).getReg()); Src2Name = getRegName(MI->getOperand(2).getReg());
// FALL THROUGH. // FALL THROUGH.
case X86::UNPCKHPSrm:
case X86::VUNPCKHPSrm: case X86::VUNPCKHPSrm:
DecodeUNPCKHMask(MVT::v4f32, ShuffleMask); DecodeUNPCKHMask(MVT::v4f32, ShuffleMask);
Src1Name = getRegName(MI->getOperand(1).getReg()); Src1Name = getRegName(MI->getOperand(1).getReg());

225
test/MC/X86/shuffle-comments.s
View File

@@ -44,3 +44,228 @@ vpalignr $0, %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31] # CHECK: ymm2 = ymm0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31]
vpalignr $0, (%rax), %ymm1, %ymm2 vpalignr $0, (%rax), %ymm1, %ymm2
# CHECK: ymm2 = mem[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31] # CHECK: ymm2 = mem[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31]
pshufd $27, %xmm0, %xmm1
# CHECK: xmm1 = xmm0[3,2,1,0]
pshufd $27, (%rax), %xmm1
# CHECK: xmm1 = mem[3,2,1,0]
vpshufd $27, %xmm0, %xmm1
# CHECK: xmm1 = xmm0[3,2,1,0]
vpshufd $27, (%rax), %xmm1
# CHECK: xmm1 = mem[3,2,1,0]
vpshufd $27, %ymm0, %ymm1
# CHECK: ymm1 = ymm0[3,2,1,0,7,6,5,4]
vpshufd $27, (%rax), %ymm1
# CHECK: ymm1 = mem[3,2,1,0,7,6,5,4]
punpcklbw %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
punpcklbw (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0],xmm1[1],mem[1],xmm1[2],mem[2],xmm1[3],mem[3],xmm1[4],mem[4],xmm1[5],mem[5],xmm1[6],mem[6],xmm1[7],mem[7]
vpunpcklbw %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
vpunpcklbw (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0],xmm1[1],mem[1],xmm1[2],mem[2],xmm1[3],mem[3],xmm1[4],mem[4],xmm1[5],mem[5],xmm1[6],mem[6],xmm1[7],mem[7]
vpunpcklbw %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[1],ymm0[1],ymm1[2],ymm0[2],ymm1[3],ymm0[3],ymm1[4],ymm0[4],ymm1[5],ymm0[5],ymm1[6],ymm0[6],ymm1[7],ymm0[7],ymm1[16],ymm0[16],ymm1[17],ymm0[17],ymm1[18],ymm0[18],ymm1[19],ymm0[19],ymm1[20],ymm0[20],ymm1[21],ymm0[21],ymm1[22],ymm0[22],ymm1[23],ymm0[23]
vpunpcklbw (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[1],mem[1],ymm1[2],mem[2],ymm1[3],mem[3],ymm1[4],mem[4],ymm1[5],mem[5],ymm1[6],mem[6],ymm1[7],mem[7],ymm1[16],mem[16],ymm1[17],mem[17],ymm1[18],mem[18],ymm1[19],mem[19],ymm1[20],mem[20],ymm1[21],mem[21],ymm1[22],mem[22],ymm1[23],mem[23]
punpckhbw %xmm0, %xmm1
# CHECK: xmm1 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
punpckhbw (%rax), %xmm1
# CHECK: xmm1 = xmm1[8],mem[8],xmm1[9],mem[9],xmm1[10],mem[10],xmm1[11],mem[11],xmm1[12],mem[12],xmm1[13],mem[13],xmm1[14],mem[14],xmm1[15],mem[15]
vpunpckhbw %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[8],xmm0[8],xmm1[9],xmm0[9],xmm1[10],xmm0[10],xmm1[11],xmm0[11],xmm1[12],xmm0[12],xmm1[13],xmm0[13],xmm1[14],xmm0[14],xmm1[15],xmm0[15]
vpunpckhbw (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[8],mem[8],xmm1[9],mem[9],xmm1[10],mem[10],xmm1[11],mem[11],xmm1[12],mem[12],xmm1[13],mem[13],xmm1[14],mem[14],xmm1[15],mem[15]
vpunpckhbw %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[8],ymm0[8],ymm1[9],ymm0[9],ymm1[10],ymm0[10],ymm1[11],ymm0[11],ymm1[12],ymm0[12],ymm1[13],ymm0[13],ymm1[14],ymm0[14],ymm1[15],ymm0[15],ymm1[24],ymm0[24],ymm1[25],ymm0[25],ymm1[26],ymm0[26],ymm1[27],ymm0[27],ymm1[28],ymm0[28],ymm1[29],ymm0[29],ymm1[30],ymm0[30],ymm1[31],ymm0[31]
vpunpckhbw (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[8],mem[8],ymm1[9],mem[9],ymm1[10],mem[10],ymm1[11],mem[11],ymm1[12],mem[12],ymm1[13],mem[13],ymm1[14],mem[14],ymm1[15],mem[15],ymm1[24],mem[24],ymm1[25],mem[25],ymm1[26],mem[26],ymm1[27],mem[27],ymm1[28],mem[28],ymm1[29],mem[29],ymm1[30],mem[30],ymm1[31],mem[31]
punpcklwd %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
punpcklwd (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0],xmm1[1],mem[1],xmm1[2],mem[2],xmm1[3],mem[3]
vpunpcklwd %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
vpunpcklwd (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0],xmm1[1],mem[1],xmm1[2],mem[2],xmm1[3],mem[3]
vpunpcklwd %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[1],ymm0[1],ymm1[2],ymm0[2],ymm1[3],ymm0[3],ymm1[8],ymm0[8],ymm1[9],ymm0[9],ymm1[10],ymm0[10],ymm1[11],ymm0[11]
vpunpcklwd (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[1],mem[1],ymm1[2],mem[2],ymm1[3],mem[3],ymm1[8],mem[8],ymm1[9],mem[9],ymm1[10],mem[10],ymm1[11],mem[11]
punpckhwd %xmm0, %xmm1
# CHECK: xmm1 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
punpckhwd (%rax), %xmm1
# CHECK: xmm1 = xmm1[4],mem[4],xmm1[5],mem[5],xmm1[6],mem[6],xmm1[7],mem[7]
vpunpckhwd %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
vpunpckhwd (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[4],mem[4],xmm1[5],mem[5],xmm1[6],mem[6],xmm1[7],mem[7]
vpunpckhwd %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[4],ymm0[4],ymm1[5],ymm0[5],ymm1[6],ymm0[6],ymm1[7],ymm0[7],ymm1[12],ymm0[12],ymm1[13],ymm0[13],ymm1[14],ymm0[14],ymm1[15],ymm0[15]
vpunpckhwd (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[4],mem[4],ymm1[5],mem[5],ymm1[6],mem[6],ymm1[7],mem[7],ymm1[12],mem[12],ymm1[13],mem[13],ymm1[14],mem[14],ymm1[15],mem[15]
punpckldq %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
punpckldq (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0],xmm1[1],mem[1]
vpunpckldq %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
vpunpckldq (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0],xmm1[1],mem[1]
vpunpckldq %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[1],ymm0[1],ymm1[4],ymm0[4],ymm1[5],ymm0[5]
vpunpckldq (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[1],mem[1],ymm1[4],mem[4],ymm1[5],mem[5]
punpckhdq %xmm0, %xmm1
# CHECK: xmm1 = xmm1[2],xmm0[2],xmm1[3],xmm0[3]
punpckhdq (%rax), %xmm1
# CHECK: xmm1 = xmm1[2],mem[2],xmm1[3],mem[3]
vpunpckhdq %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[2],xmm0[2],xmm1[3],xmm0[3]
vpunpckhdq (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[2],mem[2],xmm1[3],mem[3]
vpunpckhdq %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[2],ymm0[2],ymm1[3],ymm0[3],ymm1[6],ymm0[6],ymm1[7],ymm0[7]
vpunpckhdq (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[2],mem[2],ymm1[3],mem[3],ymm1[6],mem[6],ymm1[7],mem[7]
punpcklqdq %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0]
punpcklqdq (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0]
vpunpcklqdq %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0]
vpunpcklqdq (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0]
vpunpcklqdq %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[2],ymm0[2]
vpunpcklqdq (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[2],mem[2]
punpckhqdq %xmm0, %xmm1
# CHECK: xmm1 = xmm1[1],xmm0[1]
punpckhqdq (%rax), %xmm1
# CHECK: xmm1 = xmm1[1],mem[1]
vpunpckhqdq %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],xmm0[1]
vpunpckhqdq (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],mem[1]
vpunpckhqdq %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],ymm0[1],ymm1[3],ymm0[3]
vpunpckhqdq (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],mem[1],ymm1[3],mem[3]
unpcklps %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
unpcklps (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0],xmm1[1],mem[1]
vunpcklps %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
vunpcklps (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0],xmm1[1],mem[1]
vunpcklps %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[1],ymm0[1],ymm1[4],ymm0[4],ymm1[5],ymm0[5]
vunpcklps (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[1],mem[1],ymm1[4],mem[4],ymm1[5],mem[5]
unpckhps %xmm0, %xmm1
# CHECK: xmm1 = xmm1[2],xmm0[2],xmm1[3],xmm0[3]
unpckhps (%rax), %xmm1
# CHECK: xmm1 = xmm1[2],mem[2],xmm1[3],mem[3]
vunpckhps %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[2],xmm0[2],xmm1[3],xmm0[3]
vunpckhps (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[2],mem[2],xmm1[3],mem[3]
vunpckhps %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[2],ymm0[2],ymm1[3],ymm0[3],ymm1[6],ymm0[6],ymm1[7],ymm0[7]
vunpckhps (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[2],mem[2],ymm1[3],mem[3],ymm1[6],mem[6],ymm1[7],mem[7]
unpcklpd %xmm0, %xmm1
# CHECK: xmm1 = xmm1[0],xmm0[0]
unpcklpd (%rax), %xmm1
# CHECK: xmm1 = xmm1[0],mem[0]
vunpcklpd %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],xmm0[0]
vunpcklpd (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[0],mem[0]
vunpcklpd %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],ymm0[0],ymm1[2],ymm0[2]
vunpcklpd (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[0],mem[0],ymm1[2],mem[2]
unpckhpd %xmm0, %xmm1
# CHECK: xmm1 = xmm1[1],xmm0[1]
unpckhpd (%rax), %xmm1
# CHECK: xmm1 = xmm1[1],mem[1]
vunpckhpd %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],xmm0[1]
vunpckhpd (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],mem[1]
vunpckhpd %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],ymm0[1],ymm1[3],ymm0[3]
vunpckhpd (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],mem[1],ymm1[3],mem[3]
shufps $27, %xmm0, %xmm1
# CHECK: xmm1 = xmm1[3,2],xmm0[1,0]
shufps $27, (%rax), %xmm1
# CHECK: xmm1 = xmm1[3,2],mem[1,0]
vshufps $27, %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[3,2],xmm0[1,0]
vshufps $27, (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[3,2],mem[1,0]
vshufps $27, %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[3,2],ymm0[1,0],ymm1[7,6],ymm0[5,4]
vshufps $27, (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[3,2],mem[1,0],ymm1[7,6],mem[5,4]
shufpd $3, %xmm0, %xmm1
# CHECK: xmm1 = xmm1[1],xmm0[1]
shufpd $3, (%rax), %xmm1
# CHECK: xmm1 = xmm1[1],mem[1]
vshufpd $3, %xmm0, %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],xmm0[1]
vshufpd $3, (%rax), %xmm1, %xmm2
# CHECK: xmm2 = xmm1[1],mem[1]
vshufpd $11, %ymm0, %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],ymm0[1],ymm1[2],ymm0[3]
vshufpd $11, (%rax), %ymm1, %ymm2
# CHECK: ymm2 = ymm1[1],mem[1],ymm1[2],mem[3]