mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-26 07:24:25 +00:00
ARM use the right opcode for FP<->Integer move in fast-isel.
rdar://10965031 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@151850 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -489,7 +489,7 @@ unsigned ARMFastISel::ARMMoveToFPReg(EVT VT, unsigned SrcReg) {
|
|||||||
|
|
||||||
unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT));
|
unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT));
|
||||||
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||||
TII.get(ARM::VMOVRS), MoveReg)
|
TII.get(ARM::VMOVSR), MoveReg)
|
||||||
.addReg(SrcReg));
|
.addReg(SrcReg));
|
||||||
return MoveReg;
|
return MoveReg;
|
||||||
}
|
}
|
||||||
@ -499,7 +499,7 @@ unsigned ARMFastISel::ARMMoveToIntReg(EVT VT, unsigned SrcReg) {
|
|||||||
|
|
||||||
unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT));
|
unsigned MoveReg = createResultReg(TLI.getRegClassFor(VT));
|
||||||
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||||
TII.get(ARM::VMOVSR), MoveReg)
|
TII.get(ARM::VMOVRS), MoveReg)
|
||||||
.addReg(SrcReg));
|
.addReg(SrcReg));
|
||||||
return MoveReg;
|
return MoveReg;
|
||||||
}
|
}
|
||||||
|
Reference in New Issue
Block a user