6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-10 17:29:44 +00:00
Code Issues Projects Releases Wiki Activity

eliminate the TargetRegisterDesc::AsmName field, the asmprinters now have this table.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@81728 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2009-09-13 22:45:04 +00:00
parent 6a6570a312
commit e7f3107772
2 changed files with 1 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
include/llvm/Target/TargetRegisterInfo.h
View File

@ -41,7 +41,6 @@ class RegScavenger;
/// of AX. /// of AX.
/// ///
struct TargetRegisterDesc { struct TargetRegisterDesc {
const char *AsmName; // Assembly language name for the register
const char *Name; // Printable name for the reg (for debugging) const char *Name; // Printable name for the reg (for debugging)
const unsigned *AliasSet; // Register Alias Set, described above const unsigned *AliasSet; // Register Alias Set, described above
const unsigned *SubRegs; // Sub-register set, described above const unsigned *SubRegs; // Sub-register set, described above

7
utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -767,7 +767,7 @@ void RegisterInfoEmitter::run(raw_ostream &OS) {
} }
OS<<"\n const TargetRegisterDesc RegisterDescriptors[] = { // Descriptors\n"; OS<<"\n const TargetRegisterDesc RegisterDescriptors[] = { // Descriptors\n";
OS << " { \"NOREG\",\t\"NOREG\",\t0,\t0,\t0 },\n"; OS << " { \"NOREG\",\t0,\t0,\t0 },\n";
// Now that register alias and sub-registers sets have been emitted, emit the // Now that register alias and sub-registers sets have been emitted, emit the
// register descriptors now. // register descriptors now.
@ -775,11 +775,6 @@ void RegisterInfoEmitter::run(raw_ostream &OS) {
for (unsigned i = 0, e = Registers.size(); i != e; ++i) { for (unsigned i = 0, e = Registers.size(); i != e; ++i) {
const CodeGenRegister &Reg = Registers[i]; const CodeGenRegister &Reg = Registers[i];
OS << " { \""; OS << " { \"";
if (!Reg.TheDef->getValueAsString("AsmName").empty())
OS << Reg.TheDef->getValueAsString("AsmName");
else
OS << Reg.getName();
OS << "\",\t\"";
OS << Reg.getName() << "\",\t"; OS << Reg.getName() << "\",\t";
if (RegisterAliases.count(Reg.TheDef)) if (RegisterAliases.count(Reg.TheDef))
OS << Reg.getName() << "_AliasSet,\t"; OS << Reg.getName() << "_AliasSet,\t";