mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-30 04:56:49 +00:00
Code clean up.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73986 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
09c39fcf83
commit
e870af4837
@ -532,14 +532,13 @@ bool ARMDAGToDAGISel::SelectThumb2ShifterOperandReg(SDValue Op,
|
|||||||
|
|
||||||
BaseReg = N.getOperand(0);
|
BaseReg = N.getOperand(0);
|
||||||
unsigned ShImmVal = 0;
|
unsigned ShImmVal = 0;
|
||||||
if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1)))
|
if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) {
|
||||||
ShImmVal = RHS->getZExtValue() & 31;
|
ShImmVal = RHS->getZExtValue() & 31;
|
||||||
else
|
Opc = getI32Imm(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal));
|
||||||
return false;
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
Opc = getI32Imm(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal));
|
return false;
|
||||||
|
|
||||||
return true;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
bool ARMDAGToDAGISel::SelectShifterOperandReg(SDValue Op,
|
bool ARMDAGToDAGISel::SelectShifterOperandReg(SDValue Op,
|
||||||
|
Loading…
Reference in New Issue
Block a user