mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-03-24 07:35:04 +00:00
R600/SI: return undef instead of null for skipped arguments
This is a candidate for the stable branch. Fixes: https://bugs.freedesktop.org/show_bug.cgi?id=64694 Signed-off-by: Christian König <christian.koenig@amd.com> Reviewed-by: Michel Dänzer <michel.daenzer@amd.com> Tested-by: Michel Dänzer <michel.daenzer@amd.com> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182084 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
d6b4caf291
commit
e919678208
@ -156,8 +156,9 @@ SDValue SITargetLowering::LowerFormalArguments(
|
||||
|
||||
for (unsigned i = 0, e = Ins.size(), ArgIdx = 0; i != e; ++i) {
|
||||
|
||||
const ISD::InputArg &Arg = Ins[i];
|
||||
if (Skipped & (1 << i)) {
|
||||
InVals.push_back(SDValue());
|
||||
InVals.push_back(DAG.getUNDEF(Arg.VT));
|
||||
continue;
|
||||
}
|
||||
|
||||
@ -181,7 +182,6 @@ SDValue SITargetLowering::LowerFormalArguments(
|
||||
Reg = MF.addLiveIn(Reg, RC);
|
||||
SDValue Val = DAG.getCopyFromReg(Chain, DL, Reg, VT);
|
||||
|
||||
const ISD::InputArg &Arg = Ins[i];
|
||||
if (Arg.VT.isVector()) {
|
||||
|
||||
// Build a vector from the registers
|
||||
|
Loading…
x
Reference in New Issue
Block a user