mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
Ignore special ARM allocation hints for unexpected register classes.
Add an assertion to linear scan to prevent it from allocating registers outside the register class. <rdar://problem/9183021> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128254 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a7078c4f27
commit
eb5067e0d9
lib
@ -1110,6 +1110,7 @@ void RALinScan::assignRegOrStackSlotAtInterval(LiveInterval* cur) {
|
||||
// list.
|
||||
if (physReg) {
|
||||
DEBUG(dbgs() << tri_->getName(physReg) << '\n');
|
||||
assert(RC->contains(physReg) && "Invalid candidate");
|
||||
vrm_->assignVirt2Phys(cur->reg, physReg);
|
||||
addRegUse(physReg);
|
||||
active_.push_back(std::make_pair(cur, cur->begin()));
|
||||
|
@ -448,6 +448,10 @@ ARMBaseRegisterInfo::getAllocationOrder(const TargetRegisterClass *RC,
|
||||
ARM::R0, ARM::R2, ARM::R10,ARM::R12,ARM::LR, ARM::R4, ARM::R6, ARM::R8
|
||||
};
|
||||
|
||||
// We only support even/odd hints for GPR and rGPR.
|
||||
if (RC != ARM::GPRRegisterClass && RC != ARM::rGPRRegisterClass)
|
||||
return std::make_pair(RC->allocation_order_begin(MF),
|
||||
RC->allocation_order_end(MF));
|
||||
|
||||
if (HintType == ARMRI::RegPairEven) {
|
||||
if (isPhysicalRegister(HintReg) && getRegisterPairEven(HintReg, MF) == 0)
|
||||
|
Loading…
Reference in New Issue
Block a user