6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

Just rename the functions, relying on matching a instruction that has the same name as a symbol is way too fragile.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122154 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Benjamin Kramer 2010-12-18 14:23:57 +00:00
parent 07265b81b3
commit edb7fe5630
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/CodeGen/X86/vec-sign.ll
View File

@ -1,8 +1,8 @@
; RUN: llc < %s -march=x86 -mcpu=nehalem | FileCheck %s
define <4 x i32> @psignd(<4 x i32> %a, <4 x i32> %b) nounwind ssp {
define <4 x i32> @signd(<4 x i32> %a, <4 x i32> %b) nounwind {
entry:
; CHECK: psignd:
; CHECK: signd:
; CHECK: psignd
; CHECK-NOT: sub
; CHECK: ret
@ -15,9 +15,9 @@ entry:
ret <4 x i32> %cond
}
define <4 x i32> @pblendvb(<4 x i32> %b, <4 x i32> %a, <4 x i32> %c) nounwind ssp {
define <4 x i32> @blendvb(<4 x i32> %b, <4 x i32> %a, <4 x i32> %c) nounwind {
entry:
; CHECK: pblendvb:
; CHECK: blendvb:
; CHECK: pblendvb
; CHECK: ret
%b.lobit = ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>