6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-29 13:32:33 +00:00
Code Issues Projects Releases Wiki Activity

Fix the sfence instruction to use MRM_F8 instead of MRM7r, since it

Browse Source 
doesn't have a register operand. Also, use I instead of PSI, for
consistency with mfence and lfence.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104203 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2010-05-20 01:23:41 +00:00
parent 51f5d6af8c
commit ee5673b622
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86InstrSSE.td
View File

@ -1102,7 +1102,8 @@ def MOVNTI_64mr : RI<0xC3, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src),
} }
// Load, store, and memory fence // Load, store, and memory fence
def SFENCE : PSI<0xAE, MRM7r, (outs), (ins), "sfence", [(int_x86_sse_sfence)]>; def SFENCE : I<0xAE, MRM_F8, (outs), (ins), "sfence", [(int_x86_sse_sfence)]>,
TB, Requires<[HasSSE1]>;
// MXCSR register // MXCSR register
def LDMXCSR : PSI<0xAE, MRM2m, (outs), (ins i32mem:$src), def LDMXCSR : PSI<0xAE, MRM2m, (outs), (ins i32mem:$src),

3
test/MC/AsmParser/X86/x86_32-new-encoder.s
View File

@ -1,5 +1,8 @@
// RUN: llvm-mc -triple i386-unknown-unknown --show-encoding %s | FileCheck %s // RUN: llvm-mc -triple i386-unknown-unknown --show-encoding %s | FileCheck %s
sfence
// CHECK: sfence
// CHECK: encoding: [0x0f,0xae,0xf8]
lfence lfence
// CHECK: lfence // CHECK: lfence
// CHECK: encoding: [0x0f,0xae,0xe8] // CHECK: encoding: [0x0f,0xae,0xe8]