6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-30 19:55:11 +00:00
Code Issues Projects Releases Wiki Activity

Drop unsupported imm operands

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@89573 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2009-11-22 01:13:54 +00:00
parent 3741be39f9
commit ef4e604603
1 changed files with 0 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
lib/Target/MSP430/MSP430InstrInfo.td
View File

@ -823,37 +823,6 @@ def CMP16mr : Pseudo<(outs), (ins memsrc:$src1, GR16:$src2),
"cmp.w\t{$src1, $src2}",
[(MSP430cmp (load addr:$src1), GR16:$src2), (implicit SRW)]>;
def CMP8mi0 : Pseudo<(outs), (ins memsrc:$src1),
"cmp.b\t{$src1, #0}",
[(MSP430cmp (load addr:$src1), (i8 0)), (implicit SRW)]>;
def CMP16mi0: Pseudo<(outs), (ins memsrc:$src1),
"cmp.w\t{$src1, #0}",
[(MSP430cmp (load addr:$src1), (i16 0)), (implicit SRW)]>;
def CMP8mi1 : Pseudo<(outs), (ins memsrc:$src1),
"cmp.b\t{$src1, #1}",
[(MSP430cmp (load addr:$src1), (i8 1)), (implicit SRW)]>;
def CMP16mi1: Pseudo<(outs), (ins memsrc:$src1),
"cmp.w\t{$src1, #1}",
[(MSP430cmp (load addr:$src1), (i16 1)), (implicit SRW)]>;
def CMP8mi2 : Pseudo<(outs), (ins memsrc:$src1),
"cmp.b\t{$src1, #2}",
[(MSP430cmp (load addr:$src1), (i8 2)), (implicit SRW)]>;
def CMP16mi2: Pseudo<(outs), (ins memsrc:$src1),
"cmp.w\t{$src1, #2}",
[(MSP430cmp (load addr:$src1), (i16 2)), (implicit SRW)]>;
def CMP8mi4 : Pseudo<(outs), (ins memsrc:$src1),
"cmp.b\t{$src1, #4}",
[(MSP430cmp (load addr:$src1), (i8 4)), (implicit SRW)]>;
def CMP16mi4: Pseudo<(outs), (ins memsrc:$src1),
"cmp.w\t{$src1, #4}",
[(MSP430cmp (load addr:$src1), (i16 4)), (implicit SRW)]>;
def CMP8mi8 : Pseudo<(outs), (ins memsrc:$src1),
"cmp.b\t{$src1, #8}",
[(MSP430cmp (load addr:$src1), (i8 8)), (implicit SRW)]>;
def CMP16mi8: Pseudo<(outs), (ins memsrc:$src1),
"cmp.w\t{$src1, #8}",
[(MSP430cmp (load addr:$src1), (i16 8)), (implicit SRW)]>;
} // Defs = [SRW]
//===----------------------------------------------------------------------===//