6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-27 15:57:13 +00:00
Code Issues Projects Releases Wiki Activity

FIX PR2794. Make sure SIGN_EXTEND_INREG nodes introduced by LegalizeSetCCOperands are leglized. Patch by Richard Pennington.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57460 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2008-10-13 18:46:18 +00:00
parent 1050d7371d
commit efa533957d
2 changed files with 33 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -4671,6 +4671,8 @@ void SelectionDAGLegalize::LegalizeSetCCOperands(SDValue &LHS,
DAG.getValueType(VT));
Tmp2 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp2,
DAG.getValueType(VT));
Tmp1 = LegalizeOp(Tmp1); // Relegalize new nodes.
Tmp2 = LegalizeOp(Tmp2); // Relegalize new nodes.
break;
}
}
@ -5403,7 +5405,8 @@ ExpandIntToFP(bool isSigned, MVT DestTy, SDValue Source) {
DestTy.getVectorNumElements() / 2);
SDValue LoResult = LegalizeINT_TO_FP(SDValue(), isSigned, SplitDestTy, Lo);
SDValue HiResult = LegalizeINT_TO_FP(SDValue(), isSigned, SplitDestTy, Hi);
return LegalizeOp(DAG.getNode(ISD::CONCAT_VECTORS, DestTy, LoResult, HiResult));
return LegalizeOp(DAG.getNode(ISD::CONCAT_VECTORS, DestTy, LoResult,
HiResult));
}
// Special case for i32 source to take advantage of UINTTOFP_I32_F32, etc.

29
test/CodeGen/Mips/2008-10-13-LegalizerBug.ll Normal file
View File

@ -0,0 +1,29 @@
; RUN: llvm-as < %s | llc -march=mips
; PR2794
define i32 @main(i8*) nounwind {
entry:
br label %continue.outer
continue.outer: ; preds = %case4, %entry
%p.0.ph.rec = phi i32 [ 0, %entry ], [ %indvar.next, %case4 ] ; <i32> [#uses=2]
%p.0.ph = getelementptr i8* %0, i32 %p.0.ph.rec ; <i8*> [#uses=1]
%1 = load i8* %p.0.ph ; <i8> [#uses=1]
switch i8 %1, label %infloop [
i8 0, label %return.split
i8 76, label %case4
i8 108, label %case4
i8 104, label %case4
i8 42, label %case4
]
case4: ; preds = %continue.outer, %continue.outer, %continue.outer, %continue.outer
%indvar.next = add i32 %p.0.ph.rec, 1 ; <i32> [#uses=1]
br label %continue.outer
return.split: ; preds = %continue.outer
ret i32 0
infloop: ; preds = %infloop, %continue.outer
br label %infloop
}