mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
eliminate all the dead addSimpleCodeEmitter implementations.
eliminate random "code emitter" stuff in Alpha, except for the JIT path. Next up, remove the template cruft. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@95131 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
942619695f
commit
f1d6b107d2
@ -329,14 +329,6 @@ public:
|
||||
}
|
||||
|
||||
|
||||
/// addCodeEmitter - This pass should be overridden by the target to add a
|
||||
/// code emitter, if supported. If this is not supported, 'true' should be
|
||||
/// returned.
|
||||
virtual bool addCodeEmitter(PassManagerBase &, CodeGenOpt::Level,
|
||||
MachineCodeEmitter &) {
|
||||
return true;
|
||||
}
|
||||
|
||||
/// addCodeEmitter - This pass should be overridden by the target to add a
|
||||
/// code emitter, if supported. If this is not supported, 'true' should be
|
||||
/// returned.
|
||||
@ -345,30 +337,6 @@ public:
|
||||
return true;
|
||||
}
|
||||
|
||||
/// addSimpleCodeEmitter - This pass should be overridden by the target to add
|
||||
/// a code emitter (without setting flags), if supported. If this is not
|
||||
/// supported, 'true' should be returned.
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &, CodeGenOpt::Level,
|
||||
MachineCodeEmitter &) {
|
||||
return true;
|
||||
}
|
||||
|
||||
/// addSimpleCodeEmitter - This pass should be overridden by the target to add
|
||||
/// a code emitter (without setting flags), if supported. If this is not
|
||||
/// supported, 'true' should be returned.
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &, CodeGenOpt::Level,
|
||||
JITCodeEmitter &) {
|
||||
return true;
|
||||
}
|
||||
|
||||
/// addSimpleCodeEmitter - This pass should be overridden by the target to add
|
||||
/// a code emitter (without setting flags), if supported. If this is not
|
||||
/// supported, 'true' should be returned.
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &, CodeGenOpt::Level,
|
||||
ObjectCodeEmitter &) {
|
||||
return true;
|
||||
}
|
||||
|
||||
/// getEnableTailMergeDefault - the default setting for -enable-tail-merge
|
||||
/// on this target. User flag overrides.
|
||||
virtual bool getEnableTailMergeDefault() const { return true; }
|
||||
|
@ -166,28 +166,3 @@ bool ARMBaseTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
PM.add(createARMObjectCodeEmitterPass(*this, OCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool ARMBaseTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE) {
|
||||
// Machine code emitter pass for ARM.
|
||||
PM.add(createARMCodeEmitterPass(*this, MCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool ARMBaseTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE) {
|
||||
// Machine code emitter pass for ARM.
|
||||
PM.add(createARMJITCodeEmitterPass(*this, JCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool ARMBaseTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
// Machine code emitter pass for ARM.
|
||||
PM.add(createARMObjectCodeEmitterPass(*this, OCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
|
@ -58,15 +58,6 @@ public:
|
||||
JITCodeEmitter &MCE);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &MCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
};
|
||||
|
||||
/// ARMTargetMachine - ARM target machine.
|
||||
|
@ -21,18 +21,12 @@ namespace llvm {
|
||||
|
||||
class AlphaTargetMachine;
|
||||
class FunctionPass;
|
||||
class MachineCodeEmitter;
|
||||
class ObjectCodeEmitter;
|
||||
class formatted_raw_ostream;
|
||||
|
||||
FunctionPass *createAlphaISelDag(AlphaTargetMachine &TM);
|
||||
FunctionPass *createAlphaPatternInstructionSelector(TargetMachine &TM);
|
||||
FunctionPass *createAlphaCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
MachineCodeEmitter &MCE);
|
||||
FunctionPass *createAlphaJITCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
JITCodeEmitter &JCE);
|
||||
FunctionPass *createAlphaObjectCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
ObjectCodeEmitter &OCE);
|
||||
FunctionPass *createAlphaLLRPPass(AlphaTargetMachine &tm);
|
||||
FunctionPass *createAlphaBranchSelectionPass();
|
||||
|
||||
|
@ -17,9 +17,7 @@
|
||||
#include "AlphaRelocations.h"
|
||||
#include "Alpha.h"
|
||||
#include "llvm/PassManager.h"
|
||||
#include "llvm/CodeGen/MachineCodeEmitter.h"
|
||||
#include "llvm/CodeGen/JITCodeEmitter.h"
|
||||
#include "llvm/CodeGen/ObjectCodeEmitter.h"
|
||||
#include "llvm/CodeGen/MachineFunctionPass.h"
|
||||
#include "llvm/CodeGen/MachineInstr.h"
|
||||
#include "llvm/CodeGen/Passes.h"
|
||||
@ -81,19 +79,10 @@ namespace {
|
||||
/// createAlphaCodeEmitterPass - Return a pass that emits the collected Alpha
|
||||
/// code to the specified MCE object.
|
||||
|
||||
FunctionPass *llvm::createAlphaCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
MachineCodeEmitter &MCE) {
|
||||
return new Emitter<MachineCodeEmitter>(TM, MCE);
|
||||
}
|
||||
|
||||
FunctionPass *llvm::createAlphaJITCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
JITCodeEmitter &JCE) {
|
||||
return new Emitter<JITCodeEmitter>(TM, JCE);
|
||||
}
|
||||
FunctionPass *llvm::createAlphaObjectCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
return new Emitter<ObjectCodeEmitter>(TM, OCE);
|
||||
}
|
||||
|
||||
template <class CodeEmitter>
|
||||
bool Emitter<CodeEmitter>::runOnMachineFunction(MachineFunction &MF) {
|
||||
|
@ -53,37 +53,9 @@ bool AlphaTargetMachine::addPreEmitPass(PassManagerBase &PM,
|
||||
PM.add(createAlphaLLRPPass(*this));
|
||||
return false;
|
||||
}
|
||||
bool AlphaTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE) {
|
||||
PM.add(createAlphaCodeEmitterPass(*this, MCE));
|
||||
return false;
|
||||
}
|
||||
bool AlphaTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE) {
|
||||
PM.add(createAlphaJITCodeEmitterPass(*this, JCE));
|
||||
return false;
|
||||
}
|
||||
bool AlphaTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
PM.add(createAlphaObjectCodeEmitterPass(*this, OCE));
|
||||
return false;
|
||||
}
|
||||
bool AlphaTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE) {
|
||||
return addCodeEmitter(PM, OptLevel, MCE);
|
||||
}
|
||||
bool AlphaTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE) {
|
||||
return addCodeEmitter(PM, OptLevel, JCE);
|
||||
}
|
||||
bool AlphaTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
return addCodeEmitter(PM, OptLevel, OCE);
|
||||
}
|
||||
|
||||
|
@ -55,21 +55,8 @@ public:
|
||||
// Pass Pipeline Configuration
|
||||
virtual bool addInstSelector(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
||||
virtual bool addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &JCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
@ -170,30 +170,6 @@ bool PPCTargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
return false;
|
||||
}
|
||||
|
||||
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE) {
|
||||
// Machine code emitter pass for PowerPC.
|
||||
PM.add(createPPCCodeEmitterPass(*this, MCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE) {
|
||||
// Machine code emitter pass for PowerPC.
|
||||
PM.add(createPPCJITCodeEmitterPass(*this, JCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool PPCTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
// Machine code emitter pass for PowerPC.
|
||||
PM.add(createPPCObjectCodeEmitterPass(*this, OCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
/// getLSDAEncoding - Returns the LSDA pointer encoding. The choices are 4-byte,
|
||||
/// 8-byte, and target default. The CIE is hard-coded to indicate that the LSDA
|
||||
/// pointer in the FDE section is an "sdata4", and should be encoded as a 4-byte
|
||||
|
@ -78,15 +78,6 @@ public:
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
virtual bool getEnableTailMergeDefault() const;
|
||||
};
|
||||
|
||||
|
@ -206,27 +206,6 @@ bool X86TargetMachine::addCodeEmitter(PassManagerBase &PM,
|
||||
return false;
|
||||
}
|
||||
|
||||
bool X86TargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE) {
|
||||
PM.add(createX86CodeEmitterPass(*this, MCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool X86TargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE) {
|
||||
PM.add(createX86JITCodeEmitterPass(*this, JCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
bool X86TargetMachine::addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE) {
|
||||
PM.add(createX86ObjectCodeEmitterPass(*this, OCE));
|
||||
return false;
|
||||
}
|
||||
|
||||
void X86TargetMachine::setCodeModelForStatic() {
|
||||
|
||||
if (getCodeModel() != CodeModel::Default) return;
|
||||
|
@ -84,15 +84,6 @@ public:
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
MachineCodeEmitter &MCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
JITCodeEmitter &JCE);
|
||||
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
||||
CodeGenOpt::Level OptLevel,
|
||||
ObjectCodeEmitter &OCE);
|
||||
};
|
||||
|
||||
/// X86_32TargetMachine - X86 32-bit target machine.
|
||||
|
Loading…
Reference in New Issue
Block a user