6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-12 13:30:51 +00:00
Code Issues Projects Releases Wiki Activity

update tests for smarter BIC usage

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108846 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-07-20 16:16:48 +00:00
parent abff28087f
commit f27ca42552
3 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/CodeGen/Thumb2/2010-04-15-DynAllocBug.ll
View File

@ -7,13 +7,11 @@
define void @t() nounwind ssp {
entry:
; CHECK: t:
; CHECK: mov r0, sp
; CHECK: bfc r0, #0, #3
; CHECK: bic r0, sp, #7
; CHECK: subs r0, #16
; CHECK: mov sp, r0
; Yes, this is stupid codegen, but it's correct.
; CHECK: mov r0, sp
; CHECK: bfc r0, #0, #3
; CHECK: bic r0, sp, #7
; CHECK: subs r0, #16
; CHECK: mov sp, r0
%size = mul i32 8, 2

2
test/CodeGen/Thumb2/thumb2-and2.ll
View File

@ -30,7 +30,7 @@ define i32 @f4(i32 %a) {
ret i32 %tmp
}
; CHECK: f4:
; CHECK: and r0, r0, #1448498774
; CHECK: bic r0, r0, #-1448498775
; 66846720 = 0x03fc0000
define i32 @f5(i32 %a) {

2
test/CodeGen/Thumb2/thumb2-uxtb.ll
View File

@ -6,7 +6,7 @@ define i32 @test1(i32 %x) {
; ARMv7A: uxtb16 r0, r0
; ARMv7M: test1
; ARMv7M: and r0, r0, #16711935
; ARMv7M: bic r0, r0, #-16711936
%tmp1 = and i32 %x, 16711935 ; <i32> [#uses=1]
ret i32 %tmp1
}