mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-18 10:24:45 +00:00
Fix fp constant loads to have a destination register.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@114930 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -397,8 +397,9 @@ unsigned ARMFastISel::ARMMaterializeFP(const ConstantFP *CFP, EVT VT) {
|
|||||||
unsigned Opc = is64bit ? ARM::VLDRD : ARM::VLDRS;
|
unsigned Opc = is64bit ? ARM::VLDRD : ARM::VLDRS;
|
||||||
|
|
||||||
// The extra reg is for addrmode5.
|
// The extra reg is for addrmode5.
|
||||||
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(Opc))
|
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(Opc),
|
||||||
.addReg(DestReg).addConstantPoolIndex(Idx)
|
DestReg)
|
||||||
|
.addConstantPoolIndex(Idx)
|
||||||
.addReg(0));
|
.addReg(0));
|
||||||
return DestReg;
|
return DestReg;
|
||||||
}
|
}
|
||||||
|
Reference in New Issue
Block a user