mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-06-21 18:24:23 +00:00
Add MachineInstr::getRegClassConstraint().
Most instructions have some requirements for their register operands. Usually, this is expressed as register class constraints in the MCInstrDesc, but for inline assembly the constraints are encoded in the flag words. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141835 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -854,6 +854,39 @@ int MachineInstr::findInlineAsmFlagIdx(unsigned OpIdx,
|
||||
return -1;
|
||||
}
|
||||
|
||||
const TargetRegisterClass*
|
||||
MachineInstr::getRegClassConstraint(unsigned OpIdx,
|
||||
const TargetInstrInfo *TII,
|
||||
const TargetRegisterInfo *TRI) const {
|
||||
// Most opcodes have fixed constraints in their MCInstrDesc.
|
||||
if (!isInlineAsm())
|
||||
return TII->getRegClass(getDesc(), OpIdx, TRI);
|
||||
|
||||
if (!getOperand(OpIdx).isReg())
|
||||
return NULL;
|
||||
|
||||
// For tied uses on inline asm, get the constraint from the def.
|
||||
unsigned DefIdx;
|
||||
if (getOperand(OpIdx).isUse() && isRegTiedToDefOperand(OpIdx, &DefIdx))
|
||||
OpIdx = DefIdx;
|
||||
|
||||
// Inline asm stores register class constraints in the flag word.
|
||||
int FlagIdx = findInlineAsmFlagIdx(OpIdx);
|
||||
if (FlagIdx < 0)
|
||||
return NULL;
|
||||
|
||||
unsigned Flag = getOperand(FlagIdx).getImm();
|
||||
unsigned RCID;
|
||||
if (InlineAsm::hasRegClassConstraint(Flag, RCID))
|
||||
return TRI->getRegClass(RCID);
|
||||
|
||||
// Assume that all registers in a memory operand are pointers.
|
||||
if (InlineAsm::getKind(Flag) == InlineAsm::Kind_Mem)
|
||||
return TRI->getPointerRegClass();
|
||||
|
||||
return NULL;
|
||||
}
|
||||
|
||||
/// findRegisterUseOperandIdx() - Returns the MachineOperand that is a use of
|
||||
/// the specific register or -1 if it is not found. It further tightens
|
||||
/// the search criteria to a use that kills the register if isKill is true.
|
||||
|
Reference in New Issue
Block a user