6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-20 11:32:33 +00:00
Code Issues Projects Releases Wiki Activity

Added test cases for GVN signed intrinsics recognition, r134777.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134778 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Lang Hames 2011-07-09 00:36:54 +00:00
parent bd1828c6ed
commit f86a547419
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
test/Transforms/GVN/2011-07-07-MatchIntrinsicExtract.ll
View File

@ -39,9 +39,47 @@ entry:
; CHECK-NOT: mul1
; CHECK: ret
define i64 @test4(i64 %a, i64 %b) nounwind ssp {
entry:
%sadd = tail call %0 @llvm.sadd.with.overflow.i64(i64 %a, i64 %b)
%sadd.0 = extractvalue %0 %sadd, 0
%add1 = add i64 %a, %b
ret i64 %add1
}
; CHECK: @test4
; CHECK-NOT: add1
; CHECK: ret
define i64 @test5(i64 %a, i64 %b) nounwind ssp {
entry:
%ssub = tail call %0 @llvm.ssub.with.overflow.i64(i64 %a, i64 %b)
%ssub.0 = extractvalue %0 %ssub, 0
%sub1 = sub i64 %a, %b
ret i64 %sub1
}
; CHECK: @test5
; CHECK-NOT: sub1
; CHECK: ret
define i64 @test6(i64 %a, i64 %b) nounwind ssp {
entry:
%smul = tail call %0 @llvm.smul.with.overflow.i64(i64 %a, i64 %b)
%smul.0 = extractvalue %0 %smul, 0
%mul1 = mul i64 %a, %b
ret i64 %mul1
}
; CHECK: @test6
; CHECK-NOT: mul1
; CHECK: ret
declare void @exit(i32) noreturn
declare %0 @llvm.uadd.with.overflow.i64(i64, i64) nounwind readnone
declare %0 @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
declare %0 @llvm.umul.with.overflow.i64(i64, i64) nounwind readnone
declare %0 @llvm.sadd.with.overflow.i64(i64, i64) nounwind readnone
declare %0 @llvm.ssub.with.overflow.i64(i64, i64) nounwind readnone
declare %0 @llvm.smul.with.overflow.i64(i64, i64) nounwind readnone