6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix instruction description of VMOV (between two ARM core registers and two single-precision resiters) (and do it properly this time!

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159989 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Barton
2012-07-10 12:51:09 +00:00
parent 97a0c6bc91
commit fae96f17b4
4 changed files with 49 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
test/MC/ARM/simple-fp-encoding.s
View File

@@ -196,6 +196,27 @@
@ CHECK: vmov r0, r1, d16 @ encoding: [0x30,0x0b,0x51,0xec]
vmov r0, r1, d16
@ Between two single precision registers and two core registers
vmov s3, s4, r1, r2
vmov s2, s3, r1, r2
vmov r1, r2, s3, s4
vmov r1, r2, s2, s3
@ CHECK: vmov s3, s4, r1, r2 @ encoding: [0x31,0x1a,0x42,0xec]
@ CHECK: vmov s2, s3, r1, r2 @ encoding: [0x11,0x1a,0x42,0xec]
@ CHECK: vmov r1, r2, s3, s4 @ encoding: [0x31,0x1a,0x52,0xec]
@ CHECK: vmov r1, r2, s2, s3 @ encoding: [0x11,0x1a,0x52,0xec]
@ Between one double precision register and two core registers
vmov d15, r1, r2
vmov d16, r1, r2
vmov r1, r2, d15
vmov r1, r2, d16
@ CHECK: vmov d15, r1, r2 @ encoding: [0x1f,0x1b,0x42,0xec]
@ CHECK: vmov d16, r1, r2 @ encoding: [0x30,0x1b,0x42,0xec]
@ CHECK: vmov r1, r2, d15 @ encoding: [0x1f,0x1b,0x52,0xec]
@ CHECK: vmov r1, r2, d16 @ encoding: [0x30,0x1b,0x52,0xec]
@ CHECK: vldr d17, [r0] @ encoding: [0x00,0x1b,0xd0,0xed]
@ CHECK: vldr s0, [lr] @ encoding: [0x00,0x0a,0x9e,0xed]
@ CHECK: vldr d0, [lr] @ encoding: [0x00,0x0b,0x9e,0xed]

21
test/MC/Disassembler/ARM/neon.txt
View File

@@ -1895,7 +1895,26 @@
# CHECK: vst4.8 {d0[0], d1[0], d2[0], d3[0]}, [r0]!
0x3d 0x2a 0x5e 0x6c
# CHECK: vmovvs r2, lr, s29, s30
# CHECK: vmovvs r2, lr, s27, s28
0x31 0x1a 0x42 0xec
0x11 0x1a 0x42 0xec
0x31 0x1a 0x52 0xec
0x11 0x1a 0x52 0xec
# CHECK: vmov s3, s4, r1, r2
# CHECK: vmov s2, s3, r1, r2
# CHECK: vmov r1, r2, s3, s4
# CHECK: vmov r1, r2, s2, s3
0x1f 0x1b 0x42 0xec
0x30 0x1b 0x42 0xec
0x1f 0x1b 0x52 0xec
0x30 0x1b 0x52 0xec
# CHECK: vmov d15, r1, r2
# CHECK: vmov d16, r1, r2
# CHECK: vmov r1, r2, d15
# CHECK: vmov r1, r2, d16
0xe9 0x1a 0xb2 0x4e
# CHECK: vcvttmi.f32.f16 s2, s19