6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

Stop test/CodeGen/X86/v4i32load-crash.ll targeting non-X86-64 targets.

Browse Source 
Summary:
Fixes an issue where a test attempts to use -mcpu=x86-64 on non-X86-64 targets.
This triggers an assertion in the MIPS backend since it doesn't know what ABI to
use by default for unrecognized processors.

CC: llvm-commits, rafael

Differential Revision: http://llvm-reviews.chandlerc.com/D2877

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202369 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Sanders 2014-02-27 09:24:31 +00:00
parent 9e443ca92a
commit fb1e26d9a2
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
test/CodeGen/X86/v4i32load-crash.ll
View File

@ -1,10 +1,11 @@
; RUN: llc --mcpu=x86-64 --mattr=ssse3 < %s
; RUN: llc --march=x86 --mcpu=x86-64 --mattr=ssse3 < %s
; RUN: llc --march=x86-64 --mcpu=x86-64 --mattr=ssse3 < %s
;PR18045:
;Issue of selection for 'v4i32 load'.
;This instruction is not legal for X86 CPUs with sse < 'sse4.1'.
;This node was generated by X86ISelLowering.cpp, EltsFromConsecutiveLoads
;static function after legilize stage.
;static function after legalize stage.
@e = external global [4 x i32], align 4
@f = external global [4 x i32], align 4