6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-03 14:31:10 +00:00
Code Issues Projects Releases Wiki Activity

Verify slot index ordering.

Browse Source 
The slot indexes must be monotonically increasing through the function.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123324 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2011-01-12 21:27:48 +00:00
parent a5f1a900df
commit fc69c370e1
1 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
lib/CodeGen/MachineVerifier.cpp
View File

@ -74,6 +74,8 @@ namespace {
RegVector regsDefined, regsDead, regsKilled; RegVector regsDefined, regsDead, regsKilled;
RegSet regsLiveInButUnused; RegSet regsLiveInButUnused;
SlotIndex lastIndex;
// Add Reg and any sub-registers to RV // Add Reg and any sub-registers to RV
void addRegWithSubRegs(RegVector &RV, unsigned Reg) { void addRegWithSubRegs(RegVector &RV, unsigned Reg) {
RV.push_back(Reg); RV.push_back(Reg);
@ -356,6 +358,7 @@ void MachineVerifier::markReachable(const MachineBasicBlock *MBB) {
} }
void MachineVerifier::visitMachineFunctionBefore() { void MachineVerifier::visitMachineFunctionBefore() {
lastIndex = SlotIndex();
regsReserved = TRI->getReservedRegs(*MF); regsReserved = TRI->getReservedRegs(*MF);
// A sub-register of a reserved register is also reserved // A sub-register of a reserved register is also reserved
@ -524,6 +527,9 @@ MachineVerifier::visitMachineBasicBlockBefore(const MachineBasicBlock *MBB) {
regsKilled.clear(); regsKilled.clear();
regsDefined.clear(); regsDefined.clear();
if (Indexes)
lastIndex = Indexes->getMBBStartIdx(MBB);
} }
void MachineVerifier::visitMachineInstrBefore(const MachineInstr *MI) { void MachineVerifier::visitMachineInstrBefore(const MachineInstr *MI) {
@ -793,12 +799,31 @@ void MachineVerifier::visitMachineInstrAfter(const MachineInstr *MI) {
set_subtract(regsLive, regsKilled); regsKilled.clear(); set_subtract(regsLive, regsKilled); regsKilled.clear();
set_subtract(regsLive, regsDead); regsDead.clear(); set_subtract(regsLive, regsDead); regsDead.clear();
set_union(regsLive, regsDefined); regsDefined.clear(); set_union(regsLive, regsDefined); regsDefined.clear();
if (Indexes && Indexes->hasIndex(MI)) {
SlotIndex idx = Indexes->getInstructionIndex(MI);
if (!(idx > lastIndex)) {
report("Instruction index out of order", MI);
*OS << "Last instruction was at " << lastIndex << '\n';
}
lastIndex = idx;
}
} }
void void
MachineVerifier::visitMachineBasicBlockAfter(const MachineBasicBlock *MBB) { MachineVerifier::visitMachineBasicBlockAfter(const MachineBasicBlock *MBB) {
MBBInfoMap[MBB].regsLiveOut = regsLive; MBBInfoMap[MBB].regsLiveOut = regsLive;
regsLive.clear(); regsLive.clear();
if (Indexes) {
SlotIndex stop = Indexes->getMBBEndIdx(MBB);
if (!(stop > lastIndex)) {
report("Block ends before last instruction index", MBB);
*OS << "Block ends at " << stop
<< " last instruction was at " << lastIndex << '\n';
}
lastIndex = stop;
}
} }
// Calculate the largest possible vregsPassed sets. These are the registers that // Calculate the largest possible vregsPassed sets. These are the registers that