6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-29 22:39:31 +00:00
Code Issues Projects Releases Wiki Activity

rename NumOps -> NumVals to avoid shadowing a NumOps var in an outer scope.

Browse Source 
Add support for addressing modes.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26361 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-02-24 19:18:20 +00:00
parent ed18b6896e
commit fd6d282a71
1 changed files with 11 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
View File

@ -326,32 +326,38 @@ void ScheduleDAG::EmitNode(NodeInfo *NI) {
// Add all of the operand registers to the instruction. // Add all of the operand registers to the instruction.
for (unsigned i = 2; i != NumOps;) { for (unsigned i = 2; i != NumOps;) {
unsigned Flags = cast<ConstantSDNode>(Node->getOperand(i))->getValue(); unsigned Flags = cast<ConstantSDNode>(Node->getOperand(i))->getValue();
unsigned NumOps = Flags >> 3; unsigned NumVals = Flags >> 3;
MI->addZeroExtImm64Operand(NumOps); MI->addZeroExtImm64Operand(NumVals);
++i; // Skip the ID value. ++i; // Skip the ID value.
switch (Flags & 7) { switch (Flags & 7) {
default: assert(0 && "Bad flags!"); default: assert(0 && "Bad flags!");
case 1: // Use of register. case 1: // Use of register.
for (; NumOps; --NumOps, ++i) { for (; NumVals; --NumVals, ++i) {
unsigned Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg(); unsigned Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();
MI->addMachineRegOperand(Reg, MachineOperand::Use); MI->addMachineRegOperand(Reg, MachineOperand::Use);
} }
break; break;
case 2: // Def of register. case 2: // Def of register.
for (; NumOps; --NumOps, ++i) { for (; NumVals; --NumVals, ++i) {
unsigned Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg(); unsigned Reg = cast<RegisterSDNode>(Node->getOperand(i))->getReg();
MI->addMachineRegOperand(Reg, MachineOperand::Def); MI->addMachineRegOperand(Reg, MachineOperand::Def);
} }
break; break;
case 3: { // Immediate. case 3: { // Immediate.
assert(NumOps == 1 && "Unknown immediate value!"); assert(NumVals == 1 && "Unknown immediate value!");
uint64_t Val = cast<ConstantSDNode>(Node->getOperand(i))->getValue(); uint64_t Val = cast<ConstantSDNode>(Node->getOperand(i))->getValue();
MI->addZeroExtImm64Operand(Val); MI->addZeroExtImm64Operand(Val);
++i; ++i;
break; break;
} }
case 4: // Addressing mode.
// The addressing mode has been selected, just add all of the
// operands to the machine instruction.
for (; NumVals; --NumVals, ++i)
AddOperand(MI, Node->getOperand(i), 0, 0);
break;
} }
} }
break; break;