6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

R600: Move fabs/fneg/sel folding logic into PostProcessIsel

Browse Source 
This move makes possible to correctly handle multiples instructions
from a single pattern.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190643 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Vincent Lejeune
2013-09-12 23:44:44 +00:00
parent a2c982129e
commit fe78318614
4 changed files with 215 additions and 245 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
test/CodeGen/R600/complex-folding.ll Normal file
View File

@@ -0,0 +1,18 @@
;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
; CHECK: @main
; CHECK-NOT: MOV
define void @main() {
entry:
%0 = call float @llvm.R600.load.input(i32 0)
%1 = call float @fabs(float %0)
%2 = fptoui float %1 to i32
%3 = bitcast i32 %2 to float
%4 = insertelement <4 x float> undef, float %3, i32 0
call void @llvm.R600.store.swizzle(<4 x float> %4, i32 0, i32 0)
ret void
}
declare float @llvm.R600.load.input(i32) readnone
declare float @fabs(float ) readnone
declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)