6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-06-29 00:30:47 +00:00
Code Issues Projects Releases Wiki Activity
120,209 Commits 39 Branches 0 Tags 277 MiB
master
Commit Graph

2 Commits

Author SHA1 Message Date
Charlie Turner
3a8b98c984 Fix wrong encoding of MRSBanked. 
Patch by Matthew Wahab.

Change-Id: Ia2a001ca2760028ea360fe77b56f203a219eefbc

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222920 91177308-0d34-0410-b5e6-96231b3b80d8
 2014-11-28 15:01:06 +00:00
Tim Northover
f52efce72d ARM: implement MRS/MSR (banked reg) system instructions. 
These are system-only instructions for CPUs with virtualization
extensions, allowing a hypervisor easy access to all of the various
different AArch32 registers.

rdar://problem/17861345

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215700 91177308-0d34-0410-b5e6-96231b3b80d8
 2014-08-15 10:47:12 +00:00