6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-28 04:33:05 +00:00
Code Issues Projects Releases Wiki Activity
104,506 Commits 39 Branches 0 Tags 277 MiB
0e1f75bff8
Commit Graph

1 Commits

Author SHA1 Message Date
Michael Liao
bf53841cfe Optimize vector select from all 0s or all 1s 
As packed comparisons in AVX/SSE produce all 0s or all 1s in each SIMD lane,
vector select could be simplified to AND/OR or removed if one or both values
being selected is all 0s or all 1s.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179267 91177308-0d34-0410-b5e6-96231b3b80d8
 2013-04-11 05:15:54 +00:00