Anton Korobeynikov
|
8644af3690
|
Add InsertBranch() hook for tail mergeing
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70754 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:15:22 +00:00 |
|
Anton Korobeynikov
|
d5047cb9f7
|
Add code for save/restore of callee-saved registers
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70739 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:11:04 +00:00 |
|
Anton Korobeynikov
|
aa29915b58
|
First draft of stack slot loads / stores lowering
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70735 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:09:57 +00:00 |
|
Anton Korobeynikov
|
b561264d2b
|
Add call frame setup instruction elimination and lowerid for bunch of call-related stuff.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70728 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:07:54 +00:00 |
|
Anton Korobeynikov
|
51c31d6888
|
Add 8-bit insts. zext behaviour is not modelled yet
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70722 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:05:42 +00:00 |
|
Anton Korobeynikov
|
1df221f2bb
|
Add code enough for emission of reg-reg and reg-imm moves. This allows us to compile "ret i16 0" properly!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70710 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 13:02:04 +00:00 |
|
Anton Korobeynikov
|
f2c3e179ec
|
Dummy MSP430 backend
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70694 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-03 12:57:15 +00:00 |
|