6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-08 18:30:04 +00:00
Code Issues Projects Releases Wiki Activity
115,469 Commits 39 Branches 0 Tags 277 MiB
55a5cb1a4d
Commit Graph

2 Commits

Author SHA1 Message Date
Tim Northover
f635ab8eab ARM: permit bare dmb/dsb/isb aliases on Cortex-M0 
Cortex-M0 supports these 32-bit instructions despite being Thumb1 only
(mostly). We knew about that but not that the aliases without the default "sy"
operand were also permitted.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194094 91177308-0d34-0410-b5e6-96231b3b80d8
 2013-11-05 21:36:02 +00:00
Tim Northover
cf3e4cb29a ARM: allow cortex-m0 to use hint instructions 
The hint instructions ("nop", "yield", etc) are mostly Thumb2-only, but have
been ported across to the v6M architecture. Fortunately, v6M seems to sit
nicely between v6 (thumb-1 only) and v6T2, so we can add a feature for it
fairly easily.

rdar://problem/15144406

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192097 91177308-0d34-0410-b5e6-96231b3b80d8
 2013-10-07 11:10:47 +00:00