Matt Arsenault
|
d66d570796
|
R600/SI: Print code size along with used registers
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206336 91177308-0d34-0410-b5e6-96231b3b80d8
|
2014-04-15 22:40:47 +00:00 |
|
Rafael Espindola
|
6b11950e39
|
Add a default constructor to get deterministic behavior.
Should fix the msan and valgrind bots.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@196509 91177308-0d34-0410-b5e6-96231b3b80d8
|
2013-12-05 16:21:17 +00:00 |
|
Matt Arsenault
|
87234703e8
|
R600/SI: Add comments for number of used registers.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@196467 91177308-0d34-0410-b5e6-96231b3b80d8
|
2013-12-05 05:15:35 +00:00 |
|
Matt Arsenault
|
c5142c547f
|
Fix missing C++ mode comment
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194339 91177308-0d34-0410-b5e6-96231b3b80d8
|
2013-11-10 01:03:59 +00:00 |
|
Tom Stellard
|
f931867317
|
R600: Store disassembly in a special ELF section when feature +DumpCode is enabled.
Patch by: Jay Cornwall
Reviewed-by: Tom Stellard <thomas.stellard@amd.com>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192523 91177308-0d34-0410-b5e6-96231b3b80d8
|
2013-10-12 05:02:51 +00:00 |
|
Vincent Lejeune
|
141ca7fc64
|
R600: Emit used GPRs count
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179684 91177308-0d34-0410-b5e6-96231b3b80d8
|
2013-04-17 15:17:25 +00:00 |
|
Tom Stellard
|
f98f2ce29e
|
Add R600 backend
A new backend supporting AMD GPUs: Radeon HD2XXX - HD7XXX
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169915 91177308-0d34-0410-b5e6-96231b3b80d8
|
2012-12-11 21:25:42 +00:00 |
|