Craig Topper
|
9ebfbf8b9f
|
Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce static data size.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@152016 91177308-0d34-0410-b5e6-96231b3b80d8
|
2012-03-05 05:37:41 +00:00 |
|
Jia Liu
|
31d157ae1a
|
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150878 91177308-0d34-0410-b5e6-96231b3b80d8
|
2012-02-18 12:03:15 +00:00 |
|
Benjamin Kramer
|
f3fd7ee415
|
Hexagon: Remove forbidden iostream includes (it introduces static initializers)
Reorder includes while at it.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149863 91177308-0d34-0410-b5e6-96231b3b80d8
|
2012-02-06 10:19:29 +00:00 |
|
Tony Linthicum
|
22614a02eb
|
fix warning
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146420 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-12-12 21:52:59 +00:00 |
|
Tony Linthicum
|
b4b54153ad
|
Hexagon backend support
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146412 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-12-12 21:14:40 +00:00 |
|