llvm-6502

6502/llvm-6502

Fork 0

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-04 07:29:20 +00:00

Commit Graph

Author	SHA1	Message	Date
Jakob Stoklund Olesen	feaf34758a	Fix a bunch of ARM tests to be register allocation independent. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130800 91177308-0d34-0410-b5e6-96231b3b80d8	2011-05-03 22:31:21 +00:00
Evan Cheng	31959b19a7	Given a pair of floating point load and store, if there are no other uses of the load, then it may be legal to transform the load and store to integer load and store of the same width. This is done if the target specified the transformation as profitable. e.g. On arm, this can transform: vldr.32 s0, [] vstr.32 s0, [] to ldr r12, [] str r12, [] rdar://8944252 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@124708 91177308-0d34-0410-b5e6-96231b3b80d8	2011-02-02 01:06:55 +00:00

Author

SHA1

Message

Date

Jakob Stoklund Olesen

feaf34758a

Fix a bunch of ARM tests to be register allocation independent.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130800 91177308-0d34-0410-b5e6-96231b3b80d8

2011-05-03 22:31:21 +00:00

Evan Cheng

31959b19a7

Given a pair of floating point load and store, if there are no other uses of

the load, then it may be legal to transform the load and store to integer
load and store of the same width.

This is done if the target specified the transformation as profitable. e.g.
On arm, this can transform:
vldr.32 s0, []
vstr.32 s0, []

to

ldr r12, []
str r12, []

rdar://8944252


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@124708 91177308-0d34-0410-b5e6-96231b3b80d8

2011-02-02 01:06:55 +00:00

2 Commits