6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-05 17:30:02 +00:00
Code Issues Projects Releases Wiki Activity
86,486 Commits 39 Branches 0 Tags 277 MiB
7629de3326
Commit Graph

2 Commits

Author SHA1 Message Date
Jack Carter
04376ebe9f The Mips standalone assembler aliased instruction support. 
The assembler can alias one instruction into another based
on the operands. For example the jump instruction "J" takes
and immediate operand, but if the operand is a register the
assembler will change it into a jump register "JR" instruction.

These changes are in the instruction td file.

Test cases included

Contributer: Vladimir Medic


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163368 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-09-07 01:42:38 +00:00
Jack Carter
ec65be84cd Mips specific llvm assembler support for ALU instructions. This includes 
register support. Test case included.

Contributer: Vladimir Medic


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163268 91177308-0d34-0410-b5e6-96231b3b80d8
 2012-09-05 23:34:03 +00:00