Brian Gaeke
|
ef8e48aae0
|
I don't think we have to have 4 extra allocated (but unused) bytes on the stack.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12905 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-04-13 18:28:37 +00:00 |
|
Brian Gaeke
|
86a8790826
|
Add references to delay slot filler pass.
Fill in addPassesToJITCompile method.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12729 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-04-06 23:21:24 +00:00 |
|
Brian Gaeke
|
7a3ae1fbad
|
Support -print-machineinstrs
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12124 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-03-04 19:22:16 +00:00 |
|
Brian Gaeke
|
4acfd039f9
|
Asm printer support, based on x86 - only prints mnemonics for now
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12113 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-03-04 06:00:41 +00:00 |
|
Chris Lattner
|
1c809c594b
|
Add an instruction selector capable of selecting 'ret void'
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11973 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-02-29 00:27:00 +00:00 |
|
Chris Lattner
|
9ff6ba1ea1
|
Change this so that LLC actually tries to run the code generator, though it will
immediately abort due to lack of an instruction selector. :)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11963 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-02-28 20:21:45 +00:00 |
|
Chris Lattner
|
8d8a6bc7a3
|
Finegrainify namespacification
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11958 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-02-28 19:52:49 +00:00 |
|
Brian Gaeke
|
e785e531f4
|
SparcV8 skeleton
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11828 91177308-0d34-0410-b5e6-96231b3b80d8
|
2004-02-25 19:28:19 +00:00 |
|