Benjamin Kramer
|
2556c6b4b6
|
X86: Match pmin/pmax as a target specific dag combine. This occurs during vectorization.
Part of PR14667.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170908 91177308-0d34-0410-b5e6-96231b3b80d8
|
2012-12-21 17:46:58 +00:00 |
|
Craig Topper
|
745a86bac9
|
Use 256-bit vcmpeqd for creating an all ones vector when AVX2 is enabled.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@145004 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-19 22:34:59 +00:00 |
|
Craig Topper
|
1666cb6d63
|
Extend VPBLENDVB and VPSIGN lowering to work for AVX2.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144987 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-19 07:07:26 +00:00 |
|
Craig Topper
|
46154eb6fd
|
Add lowering for AVX2 shift instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144380 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-11 07:39:23 +00:00 |
|
Nadav Rotem
|
c6c7e85a71
|
AVX2: Add patterns for variable shift operations
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144212 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-09 21:22:13 +00:00 |
|
Nadav Rotem
|
bb539bf973
|
Add AVX2 support for vselect of v32i8
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144187 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-09 13:21:28 +00:00 |
|
Craig Topper
|
b80ada98c5
|
Enable execution dependency fix pass for YMM registers when AVX2 is enabled. Add AVX2 logical operations to list of replaceable instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144179 91177308-0d34-0410-b5e6-96231b3b80d8
|
2011-11-09 09:37:21 +00:00 |
|