mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-12 13:30:51 +00:00
8f2a85e099
This commit adds a weak variant of the cmpxchg operation, as described
in C++11. A cmpxchg instruction with this modifier is permitted to
fail to store, even if the comparison indicated it should.
As a result, cmpxchg instructions must return a flag indicating
success in addition to their original iN value loaded. Thus, for
uniformity *all* cmpxchg instructions now return "{ iN, i1 }". The
second flag is 1 when the store succeeded.
At the DAG level, a new ATOMIC_CMP_SWAP_WITH_SUCCESS node has been
added as the natural representation for the new cmpxchg instructions.
It is a strong cmpxchg.
By default this gets Expanded to the existing ATOMIC_CMP_SWAP during
Legalization, so existing backends should see no change in behaviour.
If they wish to deal with the enhanced node instead, they can call
setOperationAction on it. Beware: as a node with 2 results, it cannot
be selected from TableGen.
Currently, no use is made of the extra information provided in this
patch. Test updates are almost entirely adapting the input IR to the
new scheme.
Summary for out of tree users:
------------------------------
+ Legacy Bitcode files are upgraded during read.
+ Legacy assembly IR files will be invalid.
+ Front-ends must adapt to different type for "cmpxchg".
+ Backends should be unaffected by default.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210903 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
1.4 KiB
LLVM
31 lines
1.4 KiB
LLVM
; RUN: opt < %s | opt -S | FileCheck %s
|
|
; Basic smoke test for atomic operations.
|
|
|
|
define void @f(i32* %x) {
|
|
; CHECK: load atomic i32* %x unordered, align 4
|
|
load atomic i32* %x unordered, align 4
|
|
; CHECK: load atomic volatile i32* %x singlethread acquire, align 4
|
|
load atomic volatile i32* %x singlethread acquire, align 4
|
|
; CHECK: store atomic i32 3, i32* %x release, align 4
|
|
store atomic i32 3, i32* %x release, align 4
|
|
; CHECK: store atomic volatile i32 3, i32* %x singlethread monotonic, align 4
|
|
store atomic volatile i32 3, i32* %x singlethread monotonic, align 4
|
|
; CHECK: cmpxchg i32* %x, i32 1, i32 0 singlethread monotonic monotonic
|
|
cmpxchg i32* %x, i32 1, i32 0 singlethread monotonic monotonic
|
|
; CHECK: cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel acquire
|
|
cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel acquire
|
|
; CHECK: cmpxchg i32* %x, i32 42, i32 0 acq_rel monotonic
|
|
cmpxchg i32* %x, i32 42, i32 0 acq_rel monotonic
|
|
; CHECK: cmpxchg weak i32* %x, i32 13, i32 0 seq_cst monotonic
|
|
cmpxchg weak i32* %x, i32 13, i32 0 seq_cst monotonic
|
|
; CHECK: atomicrmw add i32* %x, i32 10 seq_cst
|
|
atomicrmw add i32* %x, i32 10 seq_cst
|
|
; CHECK: atomicrmw volatile xchg i32* %x, i32 10 monotonic
|
|
atomicrmw volatile xchg i32* %x, i32 10 monotonic
|
|
; CHECK: fence singlethread release
|
|
fence singlethread release
|
|
; CHECK: fence seq_cst
|
|
fence seq_cst
|
|
ret void
|
|
}
|