Owen Anderson 0082830cb2 Add support to the ARM asm parser for the register-shifted-register forms of basic instructions like ADD. More work left to be done to support other instances of shifter ops in the ISA. ... git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127917 91177308-0d34-0410-b5e6-96231b3b80d8		2011-03-18 22:50:18 +00:00
..
Analysis	Propagate SCEV no-wrap flags whenever possible.	2011-03-15 00:37:00 +00:00
Archive
Assembler	Reapply: Add type output to llvm-dis annotations. Patch by Yuri!	2011-03-17 19:50:04 +00:00
Bindings/Ocaml
Bitcode
BugPoint
CodeGen	Match a few more obvious patterns to revsh. rdar://9147637.	2011-03-18 21:52:42 +00:00
DebugInfo
ExecutionEngine
Feature
FrontendAda
FrontendC
FrontendC++
FrontendFortran
FrontendObjC
FrontendObjC++
Integer
lib
Linker
LLVMC
MC	Add support to the ARM asm parser for the register-shifted-register forms of basic instructions like ADD. More work left to be done to support other instances of shifter ops in the ISA.	2011-03-18 22:50:18 +00:00
Object
Other
Scripts
TableGen
Transforms	Avoid creating canonical induction variables for non-native types.	2011-03-18 16:50:32 +00:00
Unit
Verifier
CMakeLists.txt
lit.cfg
lit.site.cfg.in
Makefile
Makefile.tests
site.exp.in
TestRunner.sh