mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 17:29:19 +00:00
860cabe1e6
VGPRs are spilled to LDS. This still needs more testing, but
we need to at least enable it at -O0, because the fast register
allocator spills all registers that are live at the end of blocks
and without this some future commits will break the
flat-address-space.ll test.
v2: Only calculate thread id once
v3: Move insertion of spill instructions to
SIRegisterInfo::eliminateFrameIndex()
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218348 91177308-0d34-0410-b5e6-96231b3b80d8
63 lines
1.7 KiB
C++
63 lines
1.7 KiB
C++
//===- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface -*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
#ifndef LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H
|
|
#define LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H
|
|
|
|
#include "AMDGPUMachineFunction.h"
|
|
#include "SIRegisterInfo.h"
|
|
#include <map>
|
|
|
|
namespace llvm {
|
|
|
|
class MachineRegisterInfo;
|
|
|
|
/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which
|
|
/// tells the hardware which interpolation parameters to load.
|
|
class SIMachineFunctionInfo : public AMDGPUMachineFunction {
|
|
void anchor() override;
|
|
|
|
unsigned TIDReg;
|
|
|
|
public:
|
|
|
|
struct SpilledReg {
|
|
unsigned VGPR;
|
|
int Lane;
|
|
SpilledReg(unsigned R, int L) : VGPR (R), Lane (L) { }
|
|
SpilledReg() : VGPR(0), Lane(-1) { }
|
|
bool hasLane() { return Lane != -1;}
|
|
};
|
|
|
|
// SIMachineFunctionInfo definition
|
|
|
|
SIMachineFunctionInfo(const MachineFunction &MF);
|
|
SpilledReg getSpilledReg(MachineFunction *MF, unsigned FrameIndex,
|
|
unsigned SubIdx);
|
|
unsigned PSInputAddr;
|
|
unsigned NumUserSGPRs;
|
|
std::map<unsigned, unsigned> LaneVGPRs;
|
|
unsigned LDSWaveSpillSize;
|
|
bool hasCalculatedTID() const { return TIDReg != AMDGPU::NoRegister; };
|
|
unsigned getTIDReg() const { return TIDReg; };
|
|
void setTIDReg(unsigned Reg) { TIDReg = Reg; }
|
|
|
|
unsigned getMaximumWorkGroupSize(const MachineFunction &MF) const;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
|
|
#endif
|