6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 18:29:45 +00:00
Code Issues Projects Releases Wiki Activity
01b026b023
llvm-6502/test/CodeGen
History
Ahmed Bougacha 164cbefb85 [CodeGen] Combine concat_vectors of scalars into build_vector. 
Combine something like:
  (v8i8 concat_vectors (v2i8 bitcast (i16)) x4)
into:
  (v8i8 (bitcast (v4i16 BUILD_VECTOR (i16) x4)))

If any of the scalars are floating point, use that throughout.

Differential Revision: http://reviews.llvm.org/D8948


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234809 91177308-0d34-0410-b5e6-96231b3b80d8
2015-04-13 22:57:21 +00:00
..
AArch64 [CodeGen] Combine concat_vectors of scalars into build_vector. 2015-04-13 22:57:21 +00:00
ARM Remove this test until I figure out why it fails 2015-04-13 18:57:50 +00:00
BPF [bpf] mark mov instructions as ReMaterializable 2015-03-31 02:49:58 +00:00
CPP [opaque pointer type] Add textual IR support for explicit type parameter to load instruction 2015-02-27 21:17:42 +00:00
Generic LLParser: Require non-null scope for MDLocation and MDLocalVariable 2015-03-27 17:56:39 +00:00
Hexagon Revert revisions r234755, r234759, r234760 2015-04-13 17:47:15 +00:00
Inputs DebugInfo: Fix bad debug info for compile units and types 2015-03-27 20:46:33 +00:00
Mips Use FileCheck for test 2015-04-13 18:47:19 +00:00
MSP430 [opaque pointer type] Add textual IR support for explicit type parameter to gep operator 2015-03-13 18:20:45 +00:00
NVPTX Revert revisions r234755, r234759, r234760 2015-04-13 17:47:15 +00:00
PowerPC [PowerPC] Really iterate over all loops in PPCLoopDataPrefetch/PPCLoopPreIncPrep 2015-04-12 17:18:56 +00:00
R600 Revert revisions r234755, r234759, r234760 2015-04-13 17:47:15 +00:00
SPARC [opaque pointer type] Add textual IR support for explicit type parameter to gep operator 2015-03-13 18:20:45 +00:00
SystemZ Allow memory intrinsics to be tail calls 2015-04-13 17:16:45 +00:00
Thumb DebugInfo: Fix bad debug info for compile units and types 2015-03-27 20:46:33 +00:00
Thumb2 [ARM] support for Cortex-R4/R4F 2015-04-09 14:07:28 +00:00
WinEH [WinEH] Recognize SEH finally block inserted by the frontend 2015-04-10 23:12:29 +00:00
X86 Add mtriple to test case to avoid problems with different naming schemes 2015-04-13 20:24:40 +00:00
XCore DebugInfo: Fix testcases that fail -verify-debug-info=true 2015-03-16 21:10:12 +00:00