6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-17 21:35:07 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/Alpha
History
Andrew Lenharth 035b8abdab thinko. Should fix s4addl.ll regression 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22817 91177308-0d34-0410-b5e6-96231b3b80d8
2005-08-17 00:47:24 +00:00
..
Alpha.h
Alpha JIT (beta)
2005-07-22 20:52:16 +00:00
Alpha.td
remove a pseudo instruction, make ret always right, and fix vararg chains
2005-06-23 23:42:05 +00:00
AlphaAsmPrinter.cpp
.section cleanup, patch from Nicholas Riley
2005-08-12 16:13:43 +00:00
AlphaCodeEmitter.cpp
No, IDEFs shouldn't be JITed
2005-08-04 15:32:36 +00:00
AlphaInstrFormats.td
support bsr, and more .td simplification
2005-07-28 18:14:47 +00:00
AlphaInstrInfo.cpp
Remove trailing whitespace
2005-04-21 23:13:11 +00:00
AlphaInstrInfo.h
Remove trailing whitespace
2005-04-21 23:13:11 +00:00
AlphaInstrInfo.td
match gcc's use of tabs, makes diffs easier
2005-08-12 16:14:08 +00:00
AlphaISelPattern.cpp
thinko. Should fix s4addl.ll regression
2005-08-17 00:47:24 +00:00
AlphaJITInfo.cpp
No, IDEFs shouldn't be JITed
2005-08-04 15:32:36 +00:00
AlphaJITInfo.h
Alpha JIT (beta)
2005-07-22 20:52:16 +00:00
AlphaRegisterInfo.cpp
Alpha JIT (beta)
2005-07-22 20:52:16 +00:00
AlphaRegisterInfo.h
Remove trailing whitespace
2005-04-21 23:13:11 +00:00
AlphaRegisterInfo.td
Get rid of all symbolic loads. I now do gernate all relocations sequences
2005-06-29 00:31:08 +00:00
AlphaRelocations.h
support bsr, and more .td simplification
2005-07-28 18:14:47 +00:00
AlphaTargetMachine.cpp
Alpha ABI specifies stack is always 16 byte alligned, and gcc does it, so I will too
2005-08-03 22:33:21 +00:00
AlphaTargetMachine.h
Alpha JIT (beta)
2005-07-22 20:52:16 +00:00
Makefile
…