mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-06 21:05:51 +00:00
c279ae979e
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@207503 91177308-0d34-0410-b5e6-96231b3b80d8
104 lines
2.5 KiB
C++
104 lines
2.5 KiB
C++
//===-- R600MachineScheduler.h - R600 Scheduler Interface -*- C++ -*-------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief R600 Machine Scheduler interface
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef R600MACHINESCHEDULER_H_
|
|
#define R600MACHINESCHEDULER_H_
|
|
|
|
#include "R600InstrInfo.h"
|
|
#include "llvm/ADT/PriorityQueue.h"
|
|
#include "llvm/CodeGen/MachineScheduler.h"
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
using namespace llvm;
|
|
|
|
namespace llvm {
|
|
|
|
class R600SchedStrategy : public MachineSchedStrategy {
|
|
|
|
const ScheduleDAGMILive *DAG;
|
|
const R600InstrInfo *TII;
|
|
const R600RegisterInfo *TRI;
|
|
MachineRegisterInfo *MRI;
|
|
|
|
enum InstKind {
|
|
IDAlu,
|
|
IDFetch,
|
|
IDOther,
|
|
IDLast
|
|
};
|
|
|
|
enum AluKind {
|
|
AluAny,
|
|
AluT_X,
|
|
AluT_Y,
|
|
AluT_Z,
|
|
AluT_W,
|
|
AluT_XYZW,
|
|
AluPredX,
|
|
AluTrans,
|
|
AluDiscarded, // LLVM Instructions that are going to be eliminated
|
|
AluLast
|
|
};
|
|
|
|
std::vector<SUnit *> Available[IDLast], Pending[IDLast];
|
|
std::vector<SUnit *> AvailableAlus[AluLast];
|
|
std::vector<SUnit *> PhysicalRegCopy;
|
|
|
|
InstKind CurInstKind;
|
|
int CurEmitted;
|
|
InstKind NextInstKind;
|
|
|
|
unsigned AluInstCount;
|
|
unsigned FetchInstCount;
|
|
|
|
int InstKindLimit[IDLast];
|
|
|
|
int OccupedSlotsMask;
|
|
|
|
public:
|
|
R600SchedStrategy() :
|
|
DAG(nullptr), TII(nullptr), TRI(nullptr), MRI(nullptr) {
|
|
}
|
|
|
|
virtual ~R600SchedStrategy() {}
|
|
|
|
void initialize(ScheduleDAGMI *dag) override;
|
|
SUnit *pickNode(bool &IsTopNode) override;
|
|
void schedNode(SUnit *SU, bool IsTopNode) override;
|
|
void releaseTopNode(SUnit *SU) override;
|
|
void releaseBottomNode(SUnit *SU) override;
|
|
|
|
private:
|
|
std::vector<MachineInstr *> InstructionsGroupCandidate;
|
|
bool VLIW5;
|
|
|
|
int getInstKind(SUnit *SU);
|
|
bool regBelongsToClass(unsigned Reg, const TargetRegisterClass *RC) const;
|
|
AluKind getAluKind(SUnit *SU) const;
|
|
void LoadAlu();
|
|
unsigned AvailablesAluCount() const;
|
|
SUnit *AttemptFillSlot (unsigned Slot, bool AnyAlu);
|
|
void PrepareNextSlot();
|
|
SUnit *PopInst(std::vector<SUnit*> &Q, bool AnyALU);
|
|
|
|
void AssignSlot(MachineInstr *MI, unsigned Slot);
|
|
SUnit* pickAlu();
|
|
SUnit* pickOther(int QID);
|
|
void MoveUnits(std::vector<SUnit *> &QSrc, std::vector<SUnit *> &QDst);
|
|
};
|
|
|
|
} // namespace llvm
|
|
|
|
#endif /* R600MACHINESCHEDULER_H_ */
|