mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-03-04 21:31:03 +00:00
35f6e97777
Before this change, method 'isShuffleMaskLegal' didn't know that shuffles implementing a 'movhlps' operation were perfectly legal for SSE targets. This patch adds the missing check for 'isMOVHLPSMask' inside method 'isShuffleMaskLegal' to fix the problem. The reason why it is important to do this is because the DAGCombiner conservatively avoids combining a pair of shuffles if the resulting shuffle node has an illegal mask. Before this patch, shuffles with a MOVHLPS mask were wrongly considered not to be legal. This was the root cause of some poor-code generation bugs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@213137 91177308-0d34-0410-b5e6-96231b3b80d8
119 lines
3.8 KiB
LLVM
119 lines
3.8 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-unknown-linux-gnu -mcpu=corei7 | FileCheck %s
|
|
|
|
; Verify that we fold shuffles according to rule:
|
|
; (shuffle(shuffle A, Undef, M0), B, M1) -> (shuffle A, B, M2)
|
|
|
|
define <4 x float> @test1(<4 x float> %a, <4 x float> %b) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 4, i32 2, i32 3, i32 1>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %b, <4 x i32> <i32 4, i32 5, i32 1, i32 2>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test1
|
|
; Mask: [4,5,2,3]
|
|
; CHECK: movsd
|
|
; CHECK: ret
|
|
|
|
define <4 x float> @test2(<4 x float> %a, <4 x float> %b) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 6, i32 0, i32 1, i32 7>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %b, <4 x i32> <i32 1, i32 2, i32 4, i32 5>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test2
|
|
; Mask: [0,1,4,5]
|
|
; CHECK: movlhps
|
|
; CHECK: ret
|
|
|
|
define <4 x float> @test3(<4 x float> %a, <4 x float> %b) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 0, i32 5, i32 1, i32 7>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 1>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test3
|
|
; Mask: [0,1,4,u]
|
|
; CHECK: movlhps
|
|
; CHECK: ret
|
|
|
|
define <4 x float> @test4(<4 x float> %a, <4 x float> %b) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 2, i32 3, i32 5, i32 5>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %b, <4 x i32> <i32 6, i32 7, i32 0, i32 1>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test4
|
|
; Mask: [6,7,2,3]
|
|
; CHECK: movhlps
|
|
; CHECK-NEXT: ret
|
|
|
|
define <4 x float> @test5(<4 x float> %a, <4 x float> %b) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 0, i32 4, i32 1, i32 3>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %b, <4 x i32> <i32 0, i32 2, i32 6, i32 7>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test5
|
|
; Mask: [0,1,6,7]
|
|
; CHECK: blendps $12
|
|
; CHECK: ret
|
|
|
|
; Verify that we fold shuffles according to rule:
|
|
; (shuffle(shuffle A, Undef, M0), A, M1) -> (shuffle A, Undef, M2)
|
|
|
|
define <4 x float> @test6(<4 x float> %a) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 4, i32 2, i32 3, i32 1>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %a, <4 x i32> <i32 4, i32 5, i32 1, i32 2>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test6
|
|
; Mask: [0,1,2,3]
|
|
; CHECK-NOT: pshufd
|
|
; CHECK-NOT: shufps
|
|
; CHECK-NOT: movlhps
|
|
; CHECK: ret
|
|
|
|
define <4 x float> @test7(<4 x float> %a) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 6, i32 0, i32 1, i32 7>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %a, <4 x i32> <i32 1, i32 2, i32 4, i32 5>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test7
|
|
; Mask: [0,1,0,1]
|
|
; CHECK-NOT: pshufd
|
|
; CHECK-NOT: shufps
|
|
; CHECK: movlhps
|
|
; CHECK-NEXT: ret
|
|
|
|
define <4 x float> @test8(<4 x float> %a) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 0, i32 5, i32 1, i32 7>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %a, <4 x i32> <i32 0, i32 2, i32 4, i32 1>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test8
|
|
; Mask: [0,1,0,u]
|
|
; CHECK-NOT: pshufd
|
|
; CHECK-NOT: shufps
|
|
; CHECK: movlhps
|
|
; CHECK-NEXT: ret
|
|
|
|
define <4 x float> @test9(<4 x float> %a) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 2, i32 3, i32 5, i32 5>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %a, <4 x i32> <i32 6, i32 7, i32 0, i32 1>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test9
|
|
; Mask: [2,3,2,3]
|
|
; CHECK-NOT: movlhps
|
|
; CHECK-NOT: palignr
|
|
; CHECK: movhlps
|
|
; CHECK-NEXT: ret
|
|
|
|
define <4 x float> @test10(<4 x float> %a) {
|
|
%1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> <i32 0, i32 4, i32 1, i32 3>
|
|
%2 = shufflevector <4 x float> %1, <4 x float> %a, <4 x i32> <i32 0, i32 2, i32 6, i32 7>
|
|
ret <4 x float> %2
|
|
}
|
|
; CHECK-LABEL: test10
|
|
; Mask: [0,1,2,3]
|
|
; CHECK-NOT: pshufd
|
|
; CHECK-NOT: shufps
|
|
; CHECK-NOT: movlhps
|
|
; CHECK: ret
|
|
|