mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-26 06:29:20 +00:00
c0b0c677a1
Only implemented for R600 so far. SI is missing implementations of a
few callbacks used by the Indirect Addressing pass and needs code to
handle frame indices.
At the moment R600 only supports array sizes of 16 dwords or less.
Register packing of vector types is currently disabled, which means that a
vec4 is stored in T0_X, T1_X, T2_X, T3_X, rather than T0_XYZW. In order
to correctly pack registers in all cases, we will need to implement an
analysis pass for R600 that determines the correct vector width for each
array.
v2:
- Add support for i8 zext load from stack.
- Coding style fixes
v3:
- Don't reserve registers for indirect addressing when it isn't
being used.
- Fix bug caused by LLVM limiting the number of SubRegIndex
declarations.
v4:
- Fix 64-bit defines
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174525 91177308-0d34-0410-b5e6-96231b3b80d8
59 lines
1.6 KiB
CMake
59 lines
1.6 KiB
CMake
set(LLVM_TARGET_DEFINITIONS AMDGPU.td)
|
|
|
|
tablegen(LLVM AMDGPUGenRegisterInfo.inc -gen-register-info)
|
|
tablegen(LLVM AMDGPUGenInstrInfo.inc -gen-instr-info)
|
|
tablegen(LLVM AMDGPUGenDAGISel.inc -gen-dag-isel)
|
|
tablegen(LLVM AMDGPUGenCallingConv.inc -gen-callingconv)
|
|
tablegen(LLVM AMDGPUGenSubtargetInfo.inc -gen-subtarget)
|
|
tablegen(LLVM AMDGPUGenIntrinsics.inc -gen-tgt-intrinsic)
|
|
tablegen(LLVM AMDGPUGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
|
tablegen(LLVM AMDGPUGenDFAPacketizer.inc -gen-dfa-packetizer)
|
|
tablegen(LLVM AMDGPUGenAsmWriter.inc -gen-asm-writer)
|
|
add_public_tablegen_target(AMDGPUCommonTableGen)
|
|
|
|
add_llvm_target(R600CodeGen
|
|
AMDIL7XXDevice.cpp
|
|
AMDILCFGStructurizer.cpp
|
|
AMDILDevice.cpp
|
|
AMDILDeviceInfo.cpp
|
|
AMDILEvergreenDevice.cpp
|
|
AMDILIntrinsicInfo.cpp
|
|
AMDILISelDAGToDAG.cpp
|
|
AMDILISelLowering.cpp
|
|
AMDILNIDevice.cpp
|
|
AMDILPeepholeOptimizer.cpp
|
|
AMDILSIDevice.cpp
|
|
AMDGPUAsmPrinter.cpp
|
|
AMDGPUFrameLowering.cpp
|
|
AMDGPUIndirectAddressing.cpp
|
|
AMDGPUMCInstLower.cpp
|
|
AMDGPUSubtarget.cpp
|
|
AMDGPUStructurizeCFG.cpp
|
|
AMDGPUTargetMachine.cpp
|
|
AMDGPUISelLowering.cpp
|
|
AMDGPUConvertToISA.cpp
|
|
AMDGPUInstrInfo.cpp
|
|
AMDGPURegisterInfo.cpp
|
|
R600ExpandSpecialInstrs.cpp
|
|
R600InstrInfo.cpp
|
|
R600ISelLowering.cpp
|
|
R600LowerConstCopy.cpp
|
|
R600MachineFunctionInfo.cpp
|
|
R600RegisterInfo.cpp
|
|
SIAnnotateControlFlow.cpp
|
|
SIAssignInterpRegs.cpp
|
|
SIInsertWaits.cpp
|
|
SIInstrInfo.cpp
|
|
SIISelLowering.cpp
|
|
SILowerLiteralConstants.cpp
|
|
SILowerControlFlow.cpp
|
|
SIMachineFunctionInfo.cpp
|
|
SIRegisterInfo.cpp
|
|
)
|
|
|
|
add_dependencies(LLVMR600CodeGen intrinsics_gen)
|
|
|
|
add_subdirectory(InstPrinter)
|
|
add_subdirectory(TargetInfo)
|
|
add_subdirectory(MCTargetDesc)
|