mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-02 09:29:24 +00:00
ae3a0be92e
integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72897 91177308-0d34-0410-b5e6-96231b3b80d8
20 lines
573 B
LLVM
20 lines
573 B
LLVM
; RUN: llvm-as < %s | llc -march=x86 -mattr=sse41 | not grep extractps
|
|
|
|
; The non-store form of extractps puts its result into a GPR.
|
|
; This makes it suitable for an extract from a <4 x float> that
|
|
; is bitcasted to i32, but unsuitable for much of anything else.
|
|
|
|
define float @bar(<4 x float> %v) {
|
|
%s = extractelement <4 x float> %v, i32 3
|
|
%t = fadd float %s, 1.0
|
|
ret float %t
|
|
}
|
|
define float @baz(<4 x float> %v) {
|
|
%s = extractelement <4 x float> %v, i32 3
|
|
ret float %s
|
|
}
|
|
define i32 @qux(<4 x i32> %v) {
|
|
%i = extractelement <4 x i32> %v, i32 3
|
|
ret i32 %i
|
|
}
|