mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-23 15:29:51 +00:00
8f2a85e099
This commit adds a weak variant of the cmpxchg operation, as described in C++11. A cmpxchg instruction with this modifier is permitted to fail to store, even if the comparison indicated it should. As a result, cmpxchg instructions must return a flag indicating success in addition to their original iN value loaded. Thus, for uniformity *all* cmpxchg instructions now return "{ iN, i1 }". The second flag is 1 when the store succeeded. At the DAG level, a new ATOMIC_CMP_SWAP_WITH_SUCCESS node has been added as the natural representation for the new cmpxchg instructions. It is a strong cmpxchg. By default this gets Expanded to the existing ATOMIC_CMP_SWAP during Legalization, so existing backends should see no change in behaviour. If they wish to deal with the enhanced node instead, they can call setOperationAction on it. Beware: as a node with 2 results, it cannot be selected from TableGen. Currently, no use is made of the extra information provided in this patch. Test updates are almost entirely adapting the input IR to the new scheme. Summary for out of tree users: ------------------------------ + Legacy Bitcode files are upgraded during read. + Legacy assembly IR files will be invalid. + Front-ends must adapt to different type for "cmpxchg". + Backends should be unaffected by default. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210903 91177308-0d34-0410-b5e6-96231b3b80d8
149 lines
4.4 KiB
C++
149 lines
4.4 KiB
C++
//===- LowerAtomic.cpp - Lower atomic intrinsics --------------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This pass lowers atomic intrinsics to non-atomic form for use in a known
|
|
// non-preemptible environment.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Transforms/Scalar.h"
|
|
#include "llvm/IR/Function.h"
|
|
#include "llvm/IR/IRBuilder.h"
|
|
#include "llvm/IR/IntrinsicInst.h"
|
|
#include "llvm/Pass.h"
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "loweratomic"
|
|
|
|
static bool LowerAtomicCmpXchgInst(AtomicCmpXchgInst *CXI) {
|
|
IRBuilder<> Builder(CXI->getParent(), CXI);
|
|
Value *Ptr = CXI->getPointerOperand();
|
|
Value *Cmp = CXI->getCompareOperand();
|
|
Value *Val = CXI->getNewValOperand();
|
|
|
|
LoadInst *Orig = Builder.CreateLoad(Ptr);
|
|
Value *Equal = Builder.CreateICmpEQ(Orig, Cmp);
|
|
Value *Res = Builder.CreateSelect(Equal, Val, Orig);
|
|
Builder.CreateStore(Res, Ptr);
|
|
|
|
Res = Builder.CreateInsertValue(UndefValue::get(CXI->getType()), Orig, 0);
|
|
Res = Builder.CreateInsertValue(Res, Equal, 1);
|
|
|
|
CXI->replaceAllUsesWith(Res);
|
|
CXI->eraseFromParent();
|
|
return true;
|
|
}
|
|
|
|
static bool LowerAtomicRMWInst(AtomicRMWInst *RMWI) {
|
|
IRBuilder<> Builder(RMWI->getParent(), RMWI);
|
|
Value *Ptr = RMWI->getPointerOperand();
|
|
Value *Val = RMWI->getValOperand();
|
|
|
|
LoadInst *Orig = Builder.CreateLoad(Ptr);
|
|
Value *Res = nullptr;
|
|
|
|
switch (RMWI->getOperation()) {
|
|
default: llvm_unreachable("Unexpected RMW operation");
|
|
case AtomicRMWInst::Xchg:
|
|
Res = Val;
|
|
break;
|
|
case AtomicRMWInst::Add:
|
|
Res = Builder.CreateAdd(Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::Sub:
|
|
Res = Builder.CreateSub(Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::And:
|
|
Res = Builder.CreateAnd(Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::Nand:
|
|
Res = Builder.CreateNot(Builder.CreateAnd(Orig, Val));
|
|
break;
|
|
case AtomicRMWInst::Or:
|
|
Res = Builder.CreateOr(Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::Xor:
|
|
Res = Builder.CreateXor(Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::Max:
|
|
Res = Builder.CreateSelect(Builder.CreateICmpSLT(Orig, Val),
|
|
Val, Orig);
|
|
break;
|
|
case AtomicRMWInst::Min:
|
|
Res = Builder.CreateSelect(Builder.CreateICmpSLT(Orig, Val),
|
|
Orig, Val);
|
|
break;
|
|
case AtomicRMWInst::UMax:
|
|
Res = Builder.CreateSelect(Builder.CreateICmpULT(Orig, Val),
|
|
Val, Orig);
|
|
break;
|
|
case AtomicRMWInst::UMin:
|
|
Res = Builder.CreateSelect(Builder.CreateICmpULT(Orig, Val),
|
|
Orig, Val);
|
|
break;
|
|
}
|
|
Builder.CreateStore(Res, Ptr);
|
|
RMWI->replaceAllUsesWith(Orig);
|
|
RMWI->eraseFromParent();
|
|
return true;
|
|
}
|
|
|
|
static bool LowerFenceInst(FenceInst *FI) {
|
|
FI->eraseFromParent();
|
|
return true;
|
|
}
|
|
|
|
static bool LowerLoadInst(LoadInst *LI) {
|
|
LI->setAtomic(NotAtomic);
|
|
return true;
|
|
}
|
|
|
|
static bool LowerStoreInst(StoreInst *SI) {
|
|
SI->setAtomic(NotAtomic);
|
|
return true;
|
|
}
|
|
|
|
namespace {
|
|
struct LowerAtomic : public BasicBlockPass {
|
|
static char ID;
|
|
LowerAtomic() : BasicBlockPass(ID) {
|
|
initializeLowerAtomicPass(*PassRegistry::getPassRegistry());
|
|
}
|
|
bool runOnBasicBlock(BasicBlock &BB) override {
|
|
if (skipOptnoneFunction(BB))
|
|
return false;
|
|
bool Changed = false;
|
|
for (BasicBlock::iterator DI = BB.begin(), DE = BB.end(); DI != DE; ) {
|
|
Instruction *Inst = DI++;
|
|
if (FenceInst *FI = dyn_cast<FenceInst>(Inst))
|
|
Changed |= LowerFenceInst(FI);
|
|
else if (AtomicCmpXchgInst *CXI = dyn_cast<AtomicCmpXchgInst>(Inst))
|
|
Changed |= LowerAtomicCmpXchgInst(CXI);
|
|
else if (AtomicRMWInst *RMWI = dyn_cast<AtomicRMWInst>(Inst))
|
|
Changed |= LowerAtomicRMWInst(RMWI);
|
|
else if (LoadInst *LI = dyn_cast<LoadInst>(Inst)) {
|
|
if (LI->isAtomic())
|
|
LowerLoadInst(LI);
|
|
} else if (StoreInst *SI = dyn_cast<StoreInst>(Inst)) {
|
|
if (SI->isAtomic())
|
|
LowerStoreInst(SI);
|
|
}
|
|
}
|
|
return Changed;
|
|
}
|
|
};
|
|
}
|
|
|
|
char LowerAtomic::ID = 0;
|
|
INITIALIZE_PASS(LowerAtomic, "loweratomic",
|
|
"Lower atomic intrinsics to non-atomic form",
|
|
false, false)
|
|
|
|
Pass *llvm::createLowerAtomicPass() { return new LowerAtomic(); }
|