mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-02 09:29:24 +00:00
096f58b09a
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15359 91177308-0d34-0410-b5e6-96231b3b80d8
263 lines
8.9 KiB
C++
263 lines
8.9 KiB
C++
//===-- llvm/Target/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the target machine instructions to the code generator.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_TARGET_TARGETINSTRINFO_H
|
|
#define LLVM_TARGET_TARGETINSTRINFO_H
|
|
|
|
#include "llvm/CodeGen/MachineBasicBlock.h"
|
|
#include "Support/DataTypes.h"
|
|
#include <vector>
|
|
#include <cassert>
|
|
|
|
namespace llvm {
|
|
|
|
class MachineInstr;
|
|
class TargetMachine;
|
|
class Value;
|
|
class Type;
|
|
class Instruction;
|
|
class Constant;
|
|
class Function;
|
|
class MachineCodeForInstruction;
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Data types used to define information about a single machine instruction
|
|
//---------------------------------------------------------------------------
|
|
|
|
typedef short MachineOpCode;
|
|
typedef unsigned InstrSchedClass;
|
|
|
|
//---------------------------------------------------------------------------
|
|
// struct TargetInstrDescriptor:
|
|
// Predefined information about each machine instruction.
|
|
// Designed to initialized statically.
|
|
//
|
|
|
|
const unsigned M_NOP_FLAG = 1 << 0;
|
|
const unsigned M_BRANCH_FLAG = 1 << 1;
|
|
const unsigned M_CALL_FLAG = 1 << 2;
|
|
const unsigned M_RET_FLAG = 1 << 3;
|
|
const unsigned M_BARRIER_FLAG = 1 << 4;
|
|
const unsigned M_CC_FLAG = 1 << 6;
|
|
const unsigned M_LOAD_FLAG = 1 << 10;
|
|
const unsigned M_STORE_FLAG = 1 << 12;
|
|
const unsigned M_DUMMY_PHI_FLAG = 1 << 13;
|
|
const unsigned M_PSEUDO_FLAG = 1 << 14; // Pseudo instruction
|
|
// 3-addr instructions which really work like 2-addr ones, eg. X86 add/sub
|
|
const unsigned M_2_ADDR_FLAG = 1 << 15;
|
|
|
|
// M_TERMINATOR_FLAG - Is this instruction part of the terminator for a basic
|
|
// block? Typically this is things like return and branch instructions.
|
|
// Various passes use this to insert code into the bottom of a basic block, but
|
|
// before control flow occurs.
|
|
const unsigned M_TERMINATOR_FLAG = 1 << 16;
|
|
|
|
struct TargetInstrDescriptor {
|
|
const char * Name; // Assembly language mnemonic for the opcode.
|
|
int numOperands; // Number of args; -1 if variable #args
|
|
int resultPos; // Position of the result; -1 if no result
|
|
unsigned maxImmedConst; // Largest +ve constant in IMMED field or 0.
|
|
bool immedIsSignExtended; // Is IMMED field sign-extended? If so,
|
|
// smallest -ve value is -(maxImmedConst+1).
|
|
unsigned numDelaySlots; // Number of delay slots after instruction
|
|
unsigned latency; // Latency in machine cycles
|
|
InstrSchedClass schedClass; // enum identifying instr sched class
|
|
unsigned Flags; // flags identifying machine instr class
|
|
unsigned TSFlags; // Target Specific Flag values
|
|
const unsigned *ImplicitUses; // Registers implicitly read by this instr
|
|
const unsigned *ImplicitDefs; // Registers implicitly defined by this instr
|
|
};
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
///
|
|
/// TargetInstrInfo - Interface to description of machine instructions
|
|
///
|
|
class TargetInstrInfo {
|
|
const TargetInstrDescriptor* desc; // raw array to allow static init'n
|
|
unsigned NumOpcodes; // number of entries in the desc array
|
|
unsigned numRealOpCodes; // number of non-dummy op codes
|
|
|
|
TargetInstrInfo(const TargetInstrInfo &); // DO NOT IMPLEMENT
|
|
void operator=(const TargetInstrInfo &); // DO NOT IMPLEMENT
|
|
public:
|
|
TargetInstrInfo(const TargetInstrDescriptor *desc, unsigned NumOpcodes);
|
|
virtual ~TargetInstrInfo();
|
|
|
|
// Invariant: All instruction sets use opcode #0 as the PHI instruction
|
|
enum { PHI = 0 };
|
|
|
|
unsigned getNumOpcodes() const { return NumOpcodes; }
|
|
|
|
/// get - Return the machine instruction descriptor that corresponds to the
|
|
/// specified instruction opcode.
|
|
///
|
|
const TargetInstrDescriptor& get(MachineOpCode Opcode) const {
|
|
assert((unsigned)Opcode < NumOpcodes);
|
|
return desc[Opcode];
|
|
}
|
|
|
|
const char *getName(MachineOpCode Opcode) const {
|
|
return get(Opcode).Name;
|
|
}
|
|
|
|
int getNumOperands(MachineOpCode Opcode) const {
|
|
return get(Opcode).numOperands;
|
|
}
|
|
|
|
|
|
InstrSchedClass getSchedClass(MachineOpCode Opcode) const {
|
|
return get(Opcode).schedClass;
|
|
}
|
|
|
|
const unsigned *getImplicitUses(MachineOpCode Opcode) const {
|
|
return get(Opcode).ImplicitUses;
|
|
}
|
|
|
|
const unsigned *getImplicitDefs(MachineOpCode Opcode) const {
|
|
return get(Opcode).ImplicitDefs;
|
|
}
|
|
|
|
|
|
//
|
|
// Query instruction class flags according to the machine-independent
|
|
// flags listed above.
|
|
//
|
|
bool isReturn(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_RET_FLAG;
|
|
}
|
|
|
|
bool isPseudoInstr(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_PSEUDO_FLAG;
|
|
}
|
|
bool isTwoAddrInstr(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_2_ADDR_FLAG;
|
|
}
|
|
bool isTerminatorInstr(unsigned Opcode) const {
|
|
return get(Opcode).Flags & M_TERMINATOR_FLAG;
|
|
}
|
|
|
|
//
|
|
// Return true if the instruction is a register to register move and
|
|
// leave the source and dest operands in the passed parameters.
|
|
//
|
|
virtual bool isMoveInstr(const MachineInstr& MI,
|
|
unsigned& sourceReg,
|
|
unsigned& destReg) const {
|
|
return false;
|
|
}
|
|
|
|
//
|
|
// Insert a goto (unconditional branch) sequence to MBB, right
|
|
// before MBBI
|
|
virtual void insertGoto(const MachineBasicBlock& MBB,
|
|
MachineBasicBlock::iterator MBBI) const {
|
|
assert(0 && "Target didn't implement insertGoto!");
|
|
}
|
|
|
|
//
|
|
// Reverses the branch condition of the MachineInstr pointed by
|
|
// MI. The instruction is replaced and the new MI is returned.
|
|
virtual MachineBasicBlock::iterator
|
|
reverseBranchCondition(MachineBasicBlock::iterator MI) const {
|
|
assert(0 && "Target didn't implement reverseBranchCondition!");
|
|
}
|
|
|
|
//-------------------------------------------------------------------------
|
|
// Code generation support for creating individual machine instructions
|
|
//
|
|
// WARNING: These methods are Sparc specific
|
|
//
|
|
// DO NOT USE ANY OF THESE METHODS THEY ARE DEPRECATED!
|
|
//
|
|
//-------------------------------------------------------------------------
|
|
|
|
int getResultPos(MachineOpCode Opcode) const {
|
|
return get(Opcode).resultPos;
|
|
}
|
|
unsigned getNumDelaySlots(MachineOpCode Opcode) const {
|
|
return get(Opcode).numDelaySlots;
|
|
}
|
|
bool isCCInstr(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_CC_FLAG;
|
|
}
|
|
bool isNop(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_NOP_FLAG;
|
|
}
|
|
bool isBranch(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_BRANCH_FLAG;
|
|
}
|
|
/// isBarrier - Returns true if the specified instruction stops control flow
|
|
/// from executing the instruction immediately following it. Examples include
|
|
/// unconditional branches and return instructions.
|
|
bool isBarrier(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_BARRIER_FLAG;
|
|
}
|
|
bool isCall(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_CALL_FLAG;
|
|
}
|
|
bool isLoad(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_LOAD_FLAG;
|
|
}
|
|
bool isStore(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_STORE_FLAG;
|
|
}
|
|
bool isDummyPhiInstr(MachineOpCode Opcode) const {
|
|
return get(Opcode).Flags & M_DUMMY_PHI_FLAG;
|
|
}
|
|
|
|
virtual bool hasResultInterlock(MachineOpCode Opcode) const {
|
|
return true;
|
|
}
|
|
|
|
//
|
|
// Latencies for individual instructions and instruction pairs
|
|
//
|
|
virtual int minLatency(MachineOpCode Opcode) const {
|
|
return get(Opcode).latency;
|
|
}
|
|
|
|
virtual int maxLatency(MachineOpCode Opcode) const {
|
|
return get(Opcode).latency;
|
|
}
|
|
|
|
//
|
|
// Which operand holds an immediate constant? Returns -1 if none
|
|
//
|
|
virtual int getImmedConstantPos(MachineOpCode Opcode) const {
|
|
return -1; // immediate position is machine specific, so say -1 == "none"
|
|
}
|
|
|
|
// Check if the specified constant fits in the immediate field
|
|
// of this machine instruction
|
|
//
|
|
virtual bool constantFitsInImmedField(MachineOpCode Opcode,
|
|
int64_t intValue) const;
|
|
|
|
// Return the largest positive constant that can be held in the IMMED field
|
|
// of this machine instruction.
|
|
// isSignExtended is set to true if the value is sign-extended before use
|
|
// (this is true for all immediate fields in SPARC instructions).
|
|
// Return 0 if the instruction has no IMMED field.
|
|
//
|
|
virtual uint64_t maxImmedConstant(MachineOpCode Opcode,
|
|
bool &isSignExtended) const {
|
|
isSignExtended = get(Opcode).immedIsSignExtended;
|
|
return get(Opcode).maxImmedConst;
|
|
}
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|