Jim Grosbach a9cc08f24f ARM: Thumb add(sp plus register) asm constraints. ... Make sure when parsing the Thumb1 sp+register ADD instruction that the source and destination operands match. In thumb2, just use the wide encoding if they don't. In Thumb1, issue a diagnostic. rdar://11219154 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155748 91177308-0d34-0410-b5e6-96231b3b80d8		2012-04-27 23:51:36 +00:00
..
ARMAsmLexer.cpp	Prune some includes	2012-03-27 07:54:11 +00:00
ARMAsmParser.cpp	ARM: Thumb add(sp plus register) asm constraints.	2012-04-27 23:51:36 +00:00
CMakeLists.txt
LLVMBuild.txt
Makefile